LKML Archive on lore.kernel.org
help / color / mirror / Atom feed
From: Dan Merillat <harik@chaos.ao.net>
To: linux-kernel@vger.kernel.org
Subject: Wierd /proc/cpuinfo with 2.4.11-pre4
Date: Fri, 05 Oct 2001 14:16:27 -0400	[thread overview]
Message-ID: <200110051816.f95IGRW2008474@vulpine.ao.net> (raw)

[-- Warning: decoded text below may be mangled, UTF-8 assumed --]
[-- Attachment #1: Type: text/plain, Size: 3475 bytes --]


>From dmesg:
CPU: Before vendor init, caps: 000001bf 00000000 00000000, vendor = 0
Intel Pentium with F0 0F bug - workaround enabled.
Intel old style machine check architecture supported.
Intel old style machine check reporting enabled on CPU#0.
CPU: After vendor init, caps: 000001bf 00000000 00000000 00000000
CPU:     After generic, caps: 000001bf 00000000 00000000 00000000
CPU:             Common caps: 000001bf 00000000 00000000 00000000
CPU: Intel Pentium 75 - 200 stepping 0b
Checking 'hlt' instruction... OK.

Looks normal.  Let's see /proc/cpuinfo...

processor	: 0
vendor_id	: GenuineIntel
cpu family	: 5
model		: 2
model name	: Pentium 75 - 200
stepping	: 11
cpu MHz		: 132.634
fdiv_bug	: no
hlt_bug		: no
f00f_bug	: yes
coma_bug	: no
fpu		: yes
fpu_exception	: yes
cpuid level	: 1
wp		: yes
flags		: fpu vme de pse tsc msr mce cx8
bogomips	: 264.60

processor	: 1
vendor_id	: unknown
cpu family	: 0
model		: 0
model name	: unknown
stepping	: 16
cpu MHz		: 132.634
fdiv_bug	: no
hlt_bug		: no
f00f_bug	: yes
coma_bug	: yes
fpu		: yes
fpu_exception	: yes
cpuid level	: 0
wp		: yes
flags		: fpu vme de pse tsc 3dnow lrti
bogomips	: 0.02

processor	: 2
vendor_id	: œÚ0À\bÏ0À
cpu family	: 156
model		: 48
model name	: ð
stepping	: 192
cpu MHz		: 132.634
cache size	: 0 KB
fdiv_bug	: yes
hlt_bug		: no
f00f_bug	: no
coma_bug	: no
fpu		: yes
fpu_exception	: yes
cpuid level	: 0
wp		: yes
flags		: fpu de tsc msr pae mce apic pge cmov pat clflush dts ia64 recovery longrun lrti
bogomips	: 644790.84

processor	: 3
vendor_id	: L£)À
cpu family	: 86
model		: 41
model name	: ¸Ú0À¸Ï0À
stepping	: 192
cache size	: 0 KB
fdiv_bug	: no
hlt_bug		: yes
f00f_bug	: no
coma_bug	: no
fpu		: yes
fpu_exception	: yes
cpuid level	: 1048575
wp		: no
flags		: syscall 3dnowext 3dnow
bogomips	: 0.00

processor	: 4
vendor_id	: …¯)À¯)À}¯)Ày¯)Àu¯)Àp¯)À
cpu family	: 0
model		: 0
model name	: u¯)Àp¯)À
stepping	: 0
cpu MHz		: 132.634
fdiv_bug	: yes
hlt_bug		: yes
f00f_bug	: yes
coma_bug	: yes
fpu		: no
fpu_exception	: no
cpuid level	: 1
wp		: no
flags		: fpu tsc msr pae mce apic pge cmov pat clflush dts ia64 syscall 3dnowext 3dnow recovery lrti cxmmx centaur_mcr
bogomips	: 0.00

processor	: 5
vendor_id	: unknown
cpu family	: 0
model		: 0
model name	: unknown
stepping	: 0
fdiv_bug	: yes
hlt_bug		: yes
f00f_bug	: no
coma_bug	: yes
fpu		: no
fpu_exception	: no
cpuid level	: 0
wp		: no
flags		: cxmmx k6_mtrr cyrix_arr
bogomips	: 0.00

processor	: 6
vendor_id	: unknown
cpu family	: 0
model		: 0
model name	: unknown
stepping	: 0
cache size	: 0 KB
fdiv_bug	: no
hlt_bug		: yes
f00f_bug	: no
coma_bug	: no
fpu		: no
fpu_exception	: no
cpuid level	: 0
wp		: no
flags		:
bogomips	: 0.00

processor	: 7
vendor_id	: unknown
cpu family	: 0
model		: 0
model name	: unknown
stepping	: 0
cache size	: 515 KB
fdiv_bug	: no
hlt_bug		: yes
f00f_bug	: yes
coma_bug	: yes
fpu		: no
fpu_exception	: no
cpuid level	: 0
wp		: no
flags		:
bogomips	: 644464.70


Wow!  That's pretty impressive, a new kernel build gives me an 
additional _7_ CPUs!

Interesting bits of .config:

CONFIG_M586TSC=y
CONFIG_X86_MSR=y
CONFIG_X86_CPUID=y
CONFIG_NOHIGHMEM=y
# CONFIG_HIGHMEM4G is not set
# CONFIG_HIGHMEM64G is not set
# CONFIG_MATH_EMULATION is not set
CONFIG_MTRR=y
# CONFIG_SMP is not set
# CONFIG_X86_UP_APIC is not set
# CONFIG_X86_UP_IOAPIC is not set

Won't compile with UP APIC turned on, as others have noted.

Aside from /bin/ps getting confused about the system capabilities, it
seems stable.

--Dan


             reply	other threads:[~2001-10-05 18:16 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2001-10-05 18:16 Dan Merillat [this message]
2001-10-05 21:45 ` Alessandro Suardi
2001-10-05 21:58   ` Martin J. Bligh
2001-10-05 23:10     ` Alessandro Suardi
2001-10-05 23:07       ` Martin J. Bligh
2001-10-06  0:37         ` Alessandro Suardi
2001-10-05 23:18       ` Andreas Dilger
2001-10-05 23:20         ` Martin J. Bligh
2001-10-05 23:17     ` Brian Gerst

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=200110051816.f95IGRW2008474@vulpine.ao.net \
    --to=harik@chaos.ao.net \
    --cc=linux-kernel@vger.kernel.org \
    --subject='Re: Wierd /proc/cpuinfo with 2.4.11-pre4' \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).