LKML Archive on lore.kernel.org
help / color / mirror / Atom feed
* RE: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
@ 2006-11-17 8:36 Peer Chen
2006-11-17 15:06 ` Heikki Orsila
2006-11-17 18:04 ` Jeff Garzik
0 siblings, 2 replies; 15+ messages in thread
From: Peer Chen @ 2006-11-17 8:36 UTC (permalink / raw)
To: Christoph Hellwig, Prakash Punnoor, Andrew Morton
Cc: jeff, linux-kernel, linux-ide, Kuan Luo
I didn't get any comment from you guys for new patch, does someone take
care this patch, do we still need some modification upon it? Or do we
need re-submit it in other thread?
BRs
Peer Chen
-----Original Message-----
From: Peer Chen
Sent: Tuesday, November 07, 2006 5:55 PM
To: 'Christoph Hellwig'
Cc: jeff@garzik.org; linux-kernel@vger.kernel.org;
linux-ide@vger.kernel.org; Kuan Luo
Subject: RE: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
Modified and resent out the patch as attachment.
Description about the patch:
Add SGPIO support in sata_nv.c.
SGPIO (Serial General Purpose Input Output) is a sideband serial 4-wire
interface that a storage controller uses to communicate with a storage
enclosure management controller, primarily to control activity and
status LEDs that are located within drive bays or on a storage
backplane. SGPIO is defined by [SFF8485].
In this patch,we drive the LEDs to blink when read/write operation
happen on SATA drives connect the corresponding ports on MCP55 board.
==========
The patch will be applied to kernel 2.6.19-rc4-git9.
Singed-off-by: Kuan Luo <kluo@nvidia.com>
Singed-off-by: Peer Chen <pchen@nvidia.com>
BRs
Peer Chen
-----Original Message-----
From: Christoph Hellwig [mailto:hch@infradead.org]
Sent: Tuesday, October 31, 2006 6:41 PM
To: Peer Chen
Cc: jeff@garzik.org; linux-kernel@vger.kernel.org;
linux-ide@vger.kernel.org; Kuan Luo
Subject: Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
On Tue, Oct 31, 2006 at 04:43:19PM +0800, Peer Chen wrote:
> The following SGPIO patch for sata_nv.c is based on 2.6.18 kernel.
> Signed-off by: Kuan Luo <kluo@nvidia.com>
First I'd like to say the patch subject isn't very informative. For
a sata_nv patch it should read:
[PATCH] sata_nv: foooblah
and then the SGPIO in both the subject and description doesn't say
anything
at all, what functionality or improvement does this patch actually add.
And in general send patches against latest git or -mm tree. I don't
know
how much the sata_nv driver changed since 2.6.18 but in general sending
patches against old kernel means they often can't be applied anymore.
> +//sgpio
> +// Sgpio defines
> +// SGPIO state defines
please use /* */ style comments. Also these aren't exactly useful
> +#define NV_ON 1
> +#define NV_OFF 0
> +#ifndef bool
> +#define bool u8
> +#endif
please don't use your own bool types.
> +#define BF_EXTRACT(v, off, bc) \
> + ((((u8)(v)) >> (off)) & ((1 << (bc)) - 1))
> +
> +#define BF_INS(v, ins, off, bc) \
> + (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
> + (((u8)(ins)) << (off)))
> +
> +#define BF_EXTRACT_U32(v, off, bc) \
> + ((((u32)(v)) >> (off)) & ((1 << (bc)) - 1))
> +
> +#define BF_INS_U32(v, ins, off, bc) \
> + (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
> + (((u32)(ins)) << (off)))
please make such things inline functions. Also they could have
more descriptive names.
> +union nv_sgpio_nvcr
> +{
> + struct {
> + u8 init_cnt;
> + u8 cb_size;
> + u8 cbver;
> + u8 rsvd;
> + } bit;
> + u32 all;
> +};
> +
> +union nv_sgpio_tx
> +{
> + u8 tx_port[4];
> + u32 all;
> +};
> +
> +struct nv_sgpio_cb
> +{
> + u64 scratch_space;
> + union nv_sgpio_nvcr nvcr;
> + u32 cr0;
> + u32 rsvd[4];
> + union nv_sgpio_tx tx[2];
> +};
> +
> +struct nv_sgpio_host_share
> +{
> + spinlock_t *plock;
> + unsigned long *ptstamp;
> +};
> +
> +struct nv_sgpio_host_flags
> +{
> + u8 sgpio_enabled:1;
> + u8 need_update:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_host_sgpio
> +{
> + struct nv_sgpio_host_flags flags;
> + u8 *pcsr;
> + struct nv_sgpio_cb *pcb;
> + struct nv_sgpio_host_share share;
> + struct timer_list sgpio_timer;
> +};
> +
> +struct nv_sgpio_port_flags
> +{
> + u8 last_state:1;
> + u8 recent_activity:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_sgpio_led
> +{
> + struct nv_sgpio_port_flags flags;
> + u8 force_off;
> + u8 last_cons_active;
> +};
> +
> +struct nv_port_sgpio
> +{
> + struct nv_sgpio_led activity;
> +};
> +
> +static spinlock_t nv_sgpio_lock;
please use DEFINE_SPINLOCK to initialize the lock statically.
> +static unsigned long nv_sgpio_tstamp;
> +static inline void nv_sgpio_set_csr(u8 csr, unsigned long pcsr)
> +{
> + outb(csr, pcsr);
> +}
> +
> +static inline u8 nv_sgpio_get_csr(unsigned long pcsr)
> +{
> + return inb(pcsr);
> +}
these helpers aren't useful at all, please remove them.
> +static inline u8 nv_sgpio_get_func(struct ata_host_set *host_set)
> +{
> + u8 devfn = (to_pci_dev(host_set->dev))->devfn;
> + return (PCI_FUNC(devfn));
> +}
> +
> +static inline u8 nv_sgpio_tx_host_offset(struct ata_host_set
*host_set)
> +{
> + return (nv_sgpio_get_func(host_set)/NV_CNTRLR_SHARE_INIT);
> +}
> +
> +static inline u8 nv_sgpio_calc_tx_offset(u8 cntrlr, u8 channel)
> +{
> + return (sizeof(union nv_sgpio_tx) - (NV_CNTRLR_SHARE_INIT *
> + (cntrlr % NV_CNTRLR_SHARE_INIT)) - channel - 1);
> +}
> +
> +static inline u8 nv_sgpio_tx_port_offset(struct ata_port *ap)
> +{
> + u8 cntrlr = nv_sgpio_get_func(ap->host_set);
> + return (nv_sgpio_calc_tx_offset(cntrlr, ap->port_no));
> +}
> +
> +static inline bool nv_sgpio_capable(const struct pci_device_id *ent)
> +{
> + if (ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2)
> + return 1;
> + else
> + return 0;
> +}
> static int nv_init_one (struct pci_dev *pdev, const struct
> pci_device_id *ent);
> static void nv_ck804_host_stop(struct ata_host_set *host_set);
> static irqreturn_t nv_generic_interrupt(int irq, void *dev_instance,
> @@ -90,7 +259,10 @@
> struct pt_regs *regs);
> static u32 nv_scr_read (struct ata_port *ap, unsigned int sc_reg);
> static void nv_scr_write (struct ata_port *ap, unsigned int sc_reg,
u32
> val);
> -
> +static void nv_host_stop (struct ata_host_set *host_set);
> +static int nv_port_start(struct ata_port *ap);
> +static void nv_port_stop(struct ata_port *ap);
> +static int nv_qc_issue(struct ata_queued_cmd *qc);
> static void nv_nf2_freeze(struct ata_port *ap);
> static void nv_nf2_thaw(struct ata_port *ap);
> static void nv_ck804_freeze(struct ata_port *ap);
> @@ -147,6 +319,27 @@
> { 0, } /* terminate list */
> };
>
> +struct nv_host
> +{
> + unsigned long host_flags;
> + struct nv_host_sgpio host_sgpio;
> +};
> +
> +struct nv_port
> +{
> + struct nv_port_sgpio port_sgpio;
> +};
> +
> +// SGPIO function prototypes
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host
*phost);
> +static void nv_sgpio_reset(u8 *pcsr);
> +static void nv_sgpio_set_timer(struct timer_list *ptimer,
> + unsigned int timeout_msec);
> +static void nv_sgpio_timer_handler(unsigned long ptr);
> +static void nv_sgpio_host_cleanup(struct nv_host *host);
> +static bool nv_sgpio_update_led(struct nv_sgpio_led *led, bool
> *on_off);
> +static void nv_sgpio_clear_all_leds(struct ata_port *ap);
> +static bool nv_sgpio_send_cmd(struct nv_host *host, u8 cmd);
> static struct pci_driver nv_pci_driver = {
> .name = DRV_NAME,
> .id_table = nv_pci_tbl,
> @@ -184,7 +377,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = ata_bmdma_freeze,
> .thaw = ata_bmdma_thaw,
> .error_handler = nv_error_handler,
> @@ -194,9 +387,9 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> - .host_stop = ata_pci_host_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> + .host_stop = nv_host_stop,
> };
>
> static const struct ata_port_operations nv_nf2_ops = {
> @@ -211,7 +404,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = nv_nf2_freeze,
> .thaw = nv_nf2_thaw,
> .error_handler = nv_error_handler,
> @@ -221,9 +414,9 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> - .host_stop = ata_pci_host_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> + .host_stop = nv_host_stop,
> };
>
> static const struct ata_port_operations nv_ck804_ops = {
> @@ -238,7 +431,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = nv_ck804_freeze,
> .thaw = nv_ck804_thaw,
> .error_handler = nv_error_handler,
> @@ -248,8 +441,8 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> .host_stop = nv_ck804_host_stop,
> };
>
> @@ -480,10 +673,10 @@
> ata_bmdma_drive_eh(ap, ata_std_prereset, ata_std_softreset,
> nv_hardreset, ata_std_postreset);
> }
> -
> static int nv_init_one (struct pci_dev *pdev, const struct
> pci_device_id *ent)
> {
> static int printed_version = 0;
> + struct nv_host *host;
> struct ata_port_info *ppi;
> struct ata_probe_ent *probe_ent;
> int pci_dev_busy = 0;
> @@ -525,6 +718,13 @@
> if (!probe_ent)
> goto err_out_regions;
>
> + host = kmalloc(sizeof(struct nv_host), GFP_KERNEL);
> + if (!host)
> + goto err_out_free_ent;
> +
> + memset(host, 0, sizeof(struct nv_host));
Please use kzalloc().
> +static int nv_port_start(struct ata_port *ap)
> +{
> + int stat;
> + struct nv_port *port;
> +
> + stat = ata_port_start(ap);
> + if (stat) {
> + return stat;
> + }
useless braces.
> +
> + port = kmalloc(sizeof(struct nv_port), GFP_KERNEL);
> + if (!port)
> + goto err_out_no_free;
> +
> + memset(port, 0, sizeof(struct nv_port));
Please use kzalloc again.
> + return (ata_qc_issue_prot(qc));
no need for braces around the return value.
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host
*phost)
> +{
> + u16 csr_add;
> + u32 cb_add, temp32;
> + struct device *dev = pci_dev_to_dev(pdev);
> + struct ata_host_set *host_set = dev_get_drvdata(dev);
> + u8 pro=0;
missing spacezs around the =.
> + if (!(pro&0x40))
Again missing spaces. Please take another look at
Documentation/CodingStyle
for the preferred linux style.
> + return;
> +
> + temp32 = csr_add;
> + phost->host_sgpio.pcsr = (void *)temp32;
> + phost->host_sgpio.pcb = phys_to_virt(cb_add);
Use of phys_to_virt is generally a bug. What are you trying to do here?
> +
> + if (phost->host_sgpio.pcb->nvcr.bit.init_cnt!=0x2 ||
> phost->host_sgpio.pcb->nvcr.bit.cbver!=0x0)
in addition to the whitespace damage this line is far too long,
please break it up.
<skipping the rest of the file for now until it's made a little more
readable>
-----------------------------------------------------------------------------------
This email message is for the sole use of the intended recipient(s) and may contain
confidential information. Any unauthorized review, use, disclosure or distribution
is prohibited. If you are not the intended recipient, please contact the sender by
reply email and destroy all copies of the original message.
-----------------------------------------------------------------------------------
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-11-17 8:36 [PATCH] SCSI: Add the SGPIO support for sata_nv.c Peer Chen
@ 2006-11-17 15:06 ` Heikki Orsila
2006-11-17 18:04 ` Jeff Garzik
1 sibling, 0 replies; 15+ messages in thread
From: Heikki Orsila @ 2006-11-17 15:06 UTC (permalink / raw)
To: Peer Chen
Cc: Christoph Hellwig, Prakash Punnoor, Andrew Morton, jeff,
linux-kernel, linux-ide, Kuan Luo
On Fri, Nov 17, 2006 at 04:36:37PM +0800, Peer Chen wrote:
> I didn't get any comment from you guys for new patch, does someone take
> care this patch, do we still need some modification upon it? Or do we
> need re-submit it in other thread?
One small change suggestion:
> +static inline bool nv_sgpio_capable(const struct pci_device_id *ent)
> +{
> + if (ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2)
> + return 1;
> + else
> + return 0;
> +}
Make it shorter ->
return ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2;
- Heikki
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-11-17 8:36 [PATCH] SCSI: Add the SGPIO support for sata_nv.c Peer Chen
2006-11-17 15:06 ` Heikki Orsila
@ 2006-11-17 18:04 ` Jeff Garzik
2006-11-20 2:20 ` Peer Chen
2007-01-31 23:21 ` Kristen Carlson Accardi
1 sibling, 2 replies; 15+ messages in thread
From: Jeff Garzik @ 2006-11-17 18:04 UTC (permalink / raw)
To: Peer Chen
Cc: Christoph Hellwig, Prakash Punnoor, Andrew Morton, linux-kernel,
linux-ide, Kuan Luo
Peer Chen wrote:
> I didn't get any comment from you guys for new patch, does someone take
> care this patch, do we still need some modification upon it? Or do we
> need re-submit it in other thread?
For my part, it's in my queue of things to review. I need to figure out
the best way to export this support.
Jeff
^ permalink raw reply [flat|nested] 15+ messages in thread
* RE: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-11-17 18:04 ` Jeff Garzik
@ 2006-11-20 2:20 ` Peer Chen
2007-01-31 23:21 ` Kristen Carlson Accardi
1 sibling, 0 replies; 15+ messages in thread
From: Peer Chen @ 2006-11-20 2:20 UTC (permalink / raw)
To: Jeff Garzik, Heikki Orsila
Cc: Christoph Hellwig, Prakash Punnoor, Andrew Morton, linux-kernel,
linux-ide, Kuan Luo
Thanks for your effort.
BRs
Peer Chen
-----Original Message-----
From: Jeff Garzik [mailto:jeff@garzik.org]
Sent: Saturday, November 18, 2006 2:05 AM
To: Peer Chen
Cc: Christoph Hellwig; Prakash Punnoor; Andrew Morton;
linux-kernel@vger.kernel.org; linux-ide@vger.kernel.org; Kuan Luo
Subject: Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
Peer Chen wrote:
> I didn't get any comment from you guys for new patch, does someone
take
> care this patch, do we still need some modification upon it? Or do we
> need re-submit it in other thread?
For my part, it's in my queue of things to review. I need to figure out
the best way to export this support.
Jeff
-----------------------------------------------------------------------------------
This email message is for the sole use of the intended recipient(s) and may contain
confidential information. Any unauthorized review, use, disclosure or distribution
is prohibited. If you are not the intended recipient, please contact the sender by
reply email and destroy all copies of the original message.
-----------------------------------------------------------------------------------
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-11-17 18:04 ` Jeff Garzik
2006-11-20 2:20 ` Peer Chen
@ 2007-01-31 23:21 ` Kristen Carlson Accardi
2007-02-01 19:55 ` Andy Currid
1 sibling, 1 reply; 15+ messages in thread
From: Kristen Carlson Accardi @ 2007-01-31 23:21 UTC (permalink / raw)
To: Jeff Garzik
Cc: Peer Chen, Christoph Hellwig, Prakash Punnoor, Andrew Morton,
linux-kernel, linux-ide, Kuan Luo
On Fri, 17 Nov 2006 13:04:30 -0500
Jeff Garzik <jeff@garzik.org> wrote:
> Peer Chen wrote:
> > I didn't get any comment from you guys for new patch, does someone take
> > care this patch, do we still need some modification upon it? Or do we
> > need re-submit it in other thread?
>
> For my part, it's in my queue of things to review. I need to figure out
> the best way to export this support.
>
> Jeff
Adding SGPIO support directly into an individual SATA driver seems to be
a very bad idea since SGPIO is a) a protocol that can be used by many
different SATA controllers and is not nvidia specific and b) can also
be used by SAS.
^ permalink raw reply [flat|nested] 15+ messages in thread
* RE: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2007-01-31 23:21 ` Kristen Carlson Accardi
@ 2007-02-01 19:55 ` Andy Currid
2007-02-01 21:49 ` Kristen Carlson Accardi
0 siblings, 1 reply; 15+ messages in thread
From: Andy Currid @ 2007-02-01 19:55 UTC (permalink / raw)
To: Kristen Carlson Accardi, Jeff Garzik
Cc: Peer Chen, Christoph Hellwig, Prakash Punnoor, Andrew Morton,
linux-kernel, linux-ide, Kuan Luo
I'm not sure I understand your point. To support SGPIO initiators
incorporated
into SATA host controllers, it is pretty much inevitable that some SGPIO
support
will have to be added directly into individual drivers for thoese
controllers;
the SGPIO standard does not define a register level interface for
accessing
this functionality, so vendor implementations vary.
It's possible that with an SGPIO initiator integrated within a SAS host
controller,
you may be able to use SMP frames to access it, using the messaging
defined in
SFF-8485 chapter 8 - but I wouldn't bank on it.
Andy
-----Original Message-----
From: linux-kernel-owner@vger.kernel.org
[mailto:linux-kernel-owner@vger.kernel.org] On Behalf Of Kristen Carlson
Accardi
Sent: Wednesday, January 31, 2007 15:22
To: Jeff Garzik
Cc: Peer Chen; Christoph Hellwig; Prakash Punnoor; Andrew Morton;
linux-kernel@vger.kernel.org; linux-ide@vger.kernel.org; Kuan Luo
Subject: Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
On Fri, 17 Nov 2006 13:04:30 -0500
Jeff Garzik <jeff@garzik.org> wrote:
> Peer Chen wrote:
> > I didn't get any comment from you guys for new patch, does someone
take
> > care this patch, do we still need some modification upon it? Or do
we
> > need re-submit it in other thread?
>
> For my part, it's in my queue of things to review. I need to figure
out
> the best way to export this support.
>
> Jeff
Adding SGPIO support directly into an individual SATA driver seems to be
a very bad idea since SGPIO is a) a protocol that can be used by many
different SATA controllers and is not nvidia specific and b) can also
be used by SAS.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel"
in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
-----------------------------------------------------------------------------------
This email message is for the sole use of the intended recipient(s) and may contain
confidential information. Any unauthorized review, use, disclosure or distribution
is prohibited. If you are not the intended recipient, please contact the sender by
reply email and destroy all copies of the original message.
-----------------------------------------------------------------------------------
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2007-02-01 19:55 ` Andy Currid
@ 2007-02-01 21:49 ` Kristen Carlson Accardi
0 siblings, 0 replies; 15+ messages in thread
From: Kristen Carlson Accardi @ 2007-02-01 21:49 UTC (permalink / raw)
To: Andy Currid
Cc: Jeff Garzik, Peer Chen, Christoph Hellwig, Prakash Punnoor,
Andrew Morton, linux-kernel, linux-ide, Kuan Luo
On Thu, 1 Feb 2007 11:55:35 -0800
"Andy Currid" <ACurrid@nvidia.com> wrote:
>
> I'm not sure I understand your point. To support SGPIO initiators
> incorporated
> into SATA host controllers, it is pretty much inevitable that some SGPIO
> support
> will have to be added directly into individual drivers for thoese
> controllers;
If SGPIO is defined as a generic protocol, could there be bits that are
used universally by all controllers that support a SGPIO interface, and
then of course chipset specific bits as far as how this is used? For
example, AHCI 1.1 specifies that Enclosure Management via SGPIO is
supported, and uses the message interface defined in SFF-8485. If there
are any parts to your implementation that are remotely standard, it would
be preferrable in my opinion to split them out into a separate file
so that you have vendor specific code in the driver, and generic sgpio
defines in a separate file that can be shared somehow.
Probably I should have more appropriately asked whether there were any
bits in this that could be made common :).
Kristen
> the SGPIO standard does not define a register level interface for
> accessing
> this functionality, so vendor implementations vary.
>
> It's possible that with an SGPIO initiator integrated within a SAS host
> controller,
> you may be able to use SMP frames to access it, using the messaging
> defined in
> SFF-8485 chapter 8 - but I wouldn't bank on it.
>
> Andy
>
> -----Original Message-----
> From: linux-kernel-owner@vger.kernel.org
> [mailto:linux-kernel-owner@vger.kernel.org] On Behalf Of Kristen Carlson
> Accardi
> Sent: Wednesday, January 31, 2007 15:22
> To: Jeff Garzik
> Cc: Peer Chen; Christoph Hellwig; Prakash Punnoor; Andrew Morton;
> linux-kernel@vger.kernel.org; linux-ide@vger.kernel.org; Kuan Luo
> Subject: Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
>
> On Fri, 17 Nov 2006 13:04:30 -0500
> Jeff Garzik <jeff@garzik.org> wrote:
>
> > Peer Chen wrote:
> > > I didn't get any comment from you guys for new patch, does someone
> take
> > > care this patch, do we still need some modification upon it? Or do
> we
> > > need re-submit it in other thread?
> >
> > For my part, it's in my queue of things to review. I need to figure
> out
> > the best way to export this support.
> >
> > Jeff
>
> Adding SGPIO support directly into an individual SATA driver seems to be
> a very bad idea since SGPIO is a) a protocol that can be used by many
> different SATA controllers and is not nvidia specific and b) can also
> be used by SAS.
>
>
> -
> To unsubscribe from this list: send the line "unsubscribe linux-kernel"
> in
> the body of a message to majordomo@vger.kernel.org
> More majordomo info at http://vger.kernel.org/majordomo-info.html
> Please read the FAQ at http://www.tux.org/lkml/
> -----------------------------------------------------------------------------------
> This email message is for the sole use of the intended recipient(s) and may contain
> confidential information. Any unauthorized review, use, disclosure or distribution
> is prohibited. If you are not the intended recipient, please contact the sender by
> reply email and destroy all copies of the original message.
> -----------------------------------------------------------------------------------
>
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2007-11-07 4:09 ` Yinghai Lu
@ 2009-01-18 9:20 ` Yinghai Lu
0 siblings, 0 replies; 15+ messages in thread
From: Yinghai Lu @ 2009-01-18 9:20 UTC (permalink / raw)
To: Peer Chen, Yinghai Lu
Cc: Christoph Hellwig, jeff, linux-kernel, linux-ide, Kuan Luo
On Tue, Nov 6, 2007 at 8:09 PM, Yinghai Lu <yhlu.kernel@gmail.com> wrote:
> On Nov 7, 2006 1:55 AM, Peer Chen <pchen@nvidia.com> wrote:
>> Modified and resent out the patch as attachment.
>> Description about the patch:
>> Add SGPIO support in sata_nv.c.
>> SGPIO (Serial General Purpose Input Output) is a sideband serial 4-wire
>> interface that a storage controller uses to communicate with a storage
>> enclosure management controller, primarily to control activity and
>> status LEDs that are located within drive bays or on a storage
>> backplane. SGPIO is defined by [SFF8485].
>> In this patch,we drive the LEDs to blink when read/write operation
>> happen on SATA drives connect the corresponding ports on MCP55 board.
>> ==========
>> The patch will be applied to kernel 2.6.19-rc4-git9.
>
> do you have one that can apply to 2.6.24-rc2 or current linus git tree.
>
will send out update to current patch.
YH
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-11-07 9:55 ` Peer Chen
@ 2007-11-07 4:09 ` Yinghai Lu
2009-01-18 9:20 ` Yinghai Lu
0 siblings, 1 reply; 15+ messages in thread
From: Yinghai Lu @ 2007-11-07 4:09 UTC (permalink / raw)
To: Peer Chen; +Cc: Christoph Hellwig, jeff, linux-kernel, linux-ide, Kuan Luo
On Nov 7, 2006 1:55 AM, Peer Chen <pchen@nvidia.com> wrote:
> Modified and resent out the patch as attachment.
> Description about the patch:
> Add SGPIO support in sata_nv.c.
> SGPIO (Serial General Purpose Input Output) is a sideband serial 4-wire
> interface that a storage controller uses to communicate with a storage
> enclosure management controller, primarily to control activity and
> status LEDs that are located within drive bays or on a storage
> backplane. SGPIO is defined by [SFF8485].
> In this patch,we drive the LEDs to blink when read/write operation
> happen on SATA drives connect the corresponding ports on MCP55 board.
> ==========
> The patch will be applied to kernel 2.6.19-rc4-git9.
do you have one that can apply to 2.6.24-rc2 or current linus git tree.
YH
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
[not found] <45A377D2.60401@garzik.org>
@ 2007-01-10 2:50 ` Robert Hancock
0 siblings, 0 replies; 15+ messages in thread
From: Robert Hancock @ 2007-01-10 2:50 UTC (permalink / raw)
To: Jeff Garzik, linux-kernel, linux-ide, pchen, kluo
Since I've been the one making the most changes in sata_nv lately I
figured I would make some more comments on this patch:
> Subject:
> RE: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
> From:
> "Peer Chen" <pchen@nvidia.com>
> Date:
> Tue, 7 Nov 2006 17:55:11 +0800
> To:
> "Christoph Hellwig" <hch@infradead.org>
>
> To:
> "Christoph Hellwig" <hch@infradead.org>
> CC:
> <jeff@garzik.org>, <linux-kernel@vger.kernel.org>,
> <linux-ide@vger.kernel.org>, "Kuan Luo" <kluo@nvidia.com>
>
>
> Modified and resent out the patch as attachment.
> Description about the patch:
> Add SGPIO support in sata_nv.c.
> SGPIO (Serial General Purpose Input Output) is a sideband serial 4-wire
> interface that a storage controller uses to communicate with a storage
> enclosure management controller, primarily to control activity and
> status LEDs that are located within drive bays or on a storage
> backplane. SGPIO is defined by [SFF8485].
> In this patch,we drive the LEDs to blink when read/write operation
> happen on SATA drives connect the corresponding ports on MCP55 board.
> ==========
> The patch will be applied to kernel 2.6.19-rc4-git9.
>
> Singed-off-by: Kuan Luo <kluo@nvidia.com>
> Singed-off-by: Peer Chen <pchen@nvidia.com>
>
>
> BRs
> Peer Chen
>
>
> -----------------------------------------------------------------------------------
>
> --- linux-2.6.19-rc4-git9/drivers/ata/sata_nv.c.orig 2006-11-06 08:47:49.000000000 +0800
> +++ linux-2.6.19-rc4-git9/drivers/ata/sata_nv.c 2006-11-07 08:36:54.000000000 +0800
First off, can you rebase against the current libata-dev version of
sata_nv? There have been
a ton of changes since 2.6.19-rc4-git9.
Also, it would be best to make sure the code passes the checks from the
"Sparse" tool
using make C=1. sata_nv now passes this, it would be a shame to break that.
> @@ -80,6 +80,176 @@
> NV_MCP_SATA_CFG_20_SATA_SPACE_EN = 0x04,
> };
> +/* sgpio
> +* Sgpio defines
> +* SGPIO state defines
> +*/
> +#define NV_SGPIO_STATE_RESET 0
> +#define NV_SGPIO_STATE_OPERATIONAL 1
> +#define NV_SGPIO_STATE_ERROR 2
> +
> +/* SGPIO command opcodes */
> +#define NV_SGPIO_CMD_RESET 0
> +#define NV_SGPIO_CMD_READ_PARAMS 1
> +#define NV_SGPIO_CMD_READ_DATA 2
> +#define NV_SGPIO_CMD_WRITE_DATA 3
> +
> +/* SGPIO command status defines */
> +#define NV_SGPIO_CMD_OK 0
> +#define NV_SGPIO_CMD_ACTIVE 1
> +#define NV_SGPIO_CMD_ERR 2
> +
> +#define NV_SGPIO_UPDATE_TICK 90
> +#define NV_SGPIO_MIN_UPDATE_DELTA 33
> +#define NV_CNTRLR_SHARE_INIT 2
> +#define NV_SGPIO_MAX_ACTIVITY_ON 20
> +#define NV_SGPIO_MIN_FORCE_OFF 5
> +#define NV_SGPIO_PCI_CSR_OFFSET 0x58
> +#define NV_SGPIO_PCI_CB_OFFSET 0x5C
> +#define NV_SGPIO_DFLT_CB_SIZE 256
> +#define NV_ON 1
> +#define NV_OFF 0
> +
> +
> +
> +static inline u8 bf_extract(u8 value, u8 offset, u8 bit_count)
> +{
> + return ((((u8)(value)) >> (offset)) & ((1 << (bit_count)) - 1));
> +}
> +
> +static inline u8 bf_ins(u8 value, u8 ins, u8 offset, u8 bit_count)
> +{
> + return (((value) & ~((((1 << (bit_count)) - 1)) << (offset))) |
> + (((u8)(ins)) << (offset)));
> +}
> +
> +static inline u32 bf_extract_u32(u32 value, u8 offset, u8 bit_count)
> +{
> + return ((((u32)(value)) >> (offset)) & ((1 << (bit_count)) - 1));
> +
> +}
> +static inline u32 bf_ins_u32(u32 value, u32 ins, u8 offset, u8 bit_count)
> +{
> + return (((value) & ~((((1 << (bit_count)) - 1)) << (offset))) |
> + (((u32)(ins)) << (offset)));
> +}
Maybe some comment about what these functions do? It's not entirely obvious.
> +
> +#define GET_SGPIO_STATUS(v) bf_extract(v, 0, 2)
> +#define GET_CMD_STATUS(v) bf_extract(v, 3, 2)
> +#define GET_CMD(v) bf_extract(v, 5, 3)
> +#define SET_CMD(v, cmd) bf_ins(v, cmd, 5, 3)
> +
> +#define GET_ENABLE(v) bf_extract(v, 23, 1)
> +#define SET_ENABLE(v) bf_ins_u32(v, 1, 23, 1)
> +
> +/* Needs to have a u8 bit-field insert. */
> +#define GET_ACTIVITY(v) bf_extract(v, 5, 3)
> +#define SET_ACTIVITY(v, on_off) bf_ins(v, on_off, 5, 3)
> +
> +
> +
> +union nv_sgpio_nvcr
> +{
> + struct {
> + u8 init_cnt;
> + u8 cb_size;
> + u8 cbver;
> + u8 rsvd;
> + } bit;
> + u32 all;
> +};
> +
> +union nv_sgpio_tx
> +{
> + u8 tx_port[4];
> + u32 all;
> +};
> +
> +struct nv_sgpio_cb
> +{
> + u64 scratch_space;
> + union nv_sgpio_nvcr nvcr;
> + u32 cr0;
> + u32 rsvd[4];
> + union nv_sgpio_tx tx[2];
> +};
> +
> +struct nv_sgpio_host_share
> +{
> + spinlock_t *plock;
> + unsigned long *ptstamp;
> +};
> +
> +struct nv_sgpio_host_flags
> +{
> + u8 sgpio_enabled:1;
> + u8 need_update:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_host_sgpio
> +{
> + struct nv_sgpio_host_flags flags;
> + u8 *pcsr;
> + struct nv_sgpio_cb *pcb;
> + struct nv_sgpio_host_share share;
> + struct timer_list sgpio_timer;
> +};
> +
> +struct nv_sgpio_port_flags
> +{
> + u8 last_state:1;
> + u8 recent_activity:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_sgpio_led
> +{
> + struct nv_sgpio_port_flags flags;
> + u8 force_off;
> + u8 last_cons_active;
> +};
> +
> +struct nv_port_sgpio
> +{
> + struct nv_sgpio_led activity;
> +};
Surely some of these structures can be combined into a smaller number..
> +
> +static DEFINE_SPINLOCK(nv_sgpio_lock);
> +
> +static unsigned long nv_sgpio_tstamp;
> +
> +
> +static inline u8 nv_sgpio_get_func(struct ata_host *host)
> +{
> + u8 devfn = (to_pci_dev(host->dev))->devfn;
> + return (PCI_FUNC(devfn));
> +}
> +
> +static inline u8 nv_sgpio_tx_host_offset(struct ata_host *host)
> +{
> + return (nv_sgpio_get_func(host)/NV_CNTRLR_SHARE_INIT);
> +}
> +
> +static inline u8 nv_sgpio_calc_tx_offset(u8 cntrlr, u8 channel)
> +{
> + return (sizeof(union nv_sgpio_tx) - (NV_CNTRLR_SHARE_INIT *
> + (cntrlr % NV_CNTRLR_SHARE_INIT)) - channel - 1);
> +}
> +
> +static inline u8 nv_sgpio_tx_port_offset(struct ata_port *ap)
> +{
> + u8 cntrlr = nv_sgpio_get_func(ap->host);
> + return (nv_sgpio_calc_tx_offset(cntrlr, ap->port_no));
> +}
> +
> +static inline u8 nv_sgpio_capable(const struct pci_device_id *ent)
> +{
> + if (ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2)
> + return 1;
> + else
> + return 0;
> +}
> static int nv_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
> static void nv_ck804_host_stop(struct ata_host *host);
> static irqreturn_t nv_generic_interrupt(int irq, void *dev_instance);
> @@ -87,7 +257,10 @@
> static irqreturn_t nv_ck804_interrupt(int irq, void *dev_instance);
> static u32 nv_scr_read (struct ata_port *ap, unsigned int sc_reg);
> static void nv_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val);
> -
> +static void nv_host_stop (struct ata_host *host);
> +static int nv_port_start(struct ata_port *ap);
> +static void nv_port_stop(struct ata_port *ap);
> +static unsigned int nv_qc_issue(struct ata_queued_cmd *qc);
> static void nv_nf2_freeze(struct ata_port *ap);
> static void nv_nf2_thaw(struct ata_port *ap);
> static void nv_ck804_freeze(struct ata_port *ap);
> @@ -135,6 +308,27 @@
> { } /* terminate list */
> };
> +struct nv_host
> +{
> + unsigned long host_flags;
> + struct nv_host_sgpio host_sgpio;
> +};
> +
> +struct nv_port
> +{
> + struct nv_port_sgpio port_sgpio;
> +};
> +
> +/* SGPIO function prototypes */
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost);
> +static void nv_sgpio_reset(u8 *pcsr);
> +static void nv_sgpio_set_timer(struct timer_list *ptimer,
> + unsigned int timeout_msec);
> +static void nv_sgpio_timer_handler(unsigned long ptr);
> +static void nv_sgpio_host_cleanup(struct nv_host *host);
> +static u8 nv_sgpio_update_led(struct nv_sgpio_led *led, u8 *on_off);
> +static void nv_sgpio_clear_all_leds(struct ata_port *ap);
> +static u8 nv_sgpio_send_cmd(struct nv_host *host, u8 cmd);
Whenever possible you should just reorder the functions to make the
declaration unnecessary. I think you should be able to do that with
most of these.
> static struct pci_driver nv_pci_driver = {
> .name = DRV_NAME,
> .id_table = nv_pci_tbl,
> @@ -172,7 +366,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = ata_bmdma_freeze,
> .thaw = ata_bmdma_thaw,
> .error_handler = nv_error_handler,
> @@ -182,9 +376,9 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> - .host_stop = ata_pci_host_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> + .host_stop = nv_host_stop,
> };
> static const struct ata_port_operations nv_nf2_ops = {
> @@ -465,10 +659,10 @@
> ata_bmdma_drive_eh(ap, ata_std_prereset, ata_std_softreset,
> nv_hardreset, ata_std_postreset);
> }
> -
> static int nv_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
> {
> static int printed_version = 0;
> + struct nv_host *host;
> struct ata_port_info *ppi[2];
> struct ata_probe_ent *probe_ent;
> int pci_dev_busy = 0;
> @@ -510,6 +704,11 @@
> if (!probe_ent)
> goto err_out_regions;
> + host = kzalloc(sizeof(struct nv_host), GFP_KERNEL);
> + if (!host)
> + goto err_out_free_ent;
> +
> + probe_ent->private_data = host;
> probe_ent->mmio_base = pci_iomap(pdev, 5, 0);
> if (!probe_ent->mmio_base) {
> rc = -EIO;
> @@ -535,6 +734,8 @@
> rc = ata_device_add(probe_ent);
> if (rc != NV_PORTS)
> goto err_out_iounmap;
> + if (nv_sgpio_capable(ent))
> + nv_sgpio_init(pdev, host);
> kfree(probe_ent);
> @@ -553,6 +754,45 @@
> return rc;
> }
> +static int nv_port_start(struct ata_port *ap)
> +{
> + int stat;
> + struct nv_port *port;
> +
> + stat = ata_port_start(ap);
> + if (stat)
> + return stat;
> +
> + port = kzalloc(sizeof(struct nv_port), GFP_KERNEL);
> + if (!port)
> + goto err_out_no_free;
> +
> + ap->private_data = port;
> + return 0;
> +
> +err_out_no_free:
> + return 1;
> +}
> +
> +static void nv_port_stop(struct ata_port *ap)
> +{
> + nv_sgpio_clear_all_leds(ap);
> +
> + if (ap->private_data) {
> + kfree(ap->private_data);
> + ap->private_data = NULL;
> + }
> + ata_port_stop(ap);
> +}
> +
> +static unsigned int nv_qc_issue(struct ata_queued_cmd *qc)
> +{
> + struct nv_port *port = qc->ap->private_data;
> +
> + if (port)
> + port->port_sgpio.activity.flags.recent_activity = 1;
Those excessively complex structures above also make these accessors too
long.
> + return ata_qc_issue_prot(qc);
> +}
> static void nv_ck804_host_stop(struct ata_host *host)
> {
> struct pci_dev *pdev = to_pci_dev(host->dev);
> @@ -566,6 +806,277 @@
> ata_pci_host_stop(host);
> }
> +static void nv_host_stop (struct ata_host *host)
> +{
> + struct nv_host *phost = host->private_data;
> +
> +
> + nv_sgpio_host_cleanup(phost);
> + kfree(phost);
> + ata_pci_host_stop(host);
> +
> +}
> +
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost)
> +{
> + u16 csr_add;
> + u32 cb_add, temp32;
> + struct device *dev = pci_dev_to_dev(pdev);
> + struct ata_host *host = dev_get_drvdata(dev);
> + u8 pro = 0;
> +
> + pci_read_config_word(pdev, NV_SGPIO_PCI_CSR_OFFSET, &csr_add);
> + pci_read_config_dword(pdev, NV_SGPIO_PCI_CB_OFFSET, &cb_add);
> + pci_read_config_byte(pdev, 0xA4, &pro);
> +
> + if (csr_add == 0 || cb_add == 0)
> + return;
> +
> + if (!(pro & 0x40))
> + return;
Some magic numbers here which should be declared as named constants.
Also, would be nice to know why these values mean we bail out of the
function.
> +
> + temp32 = csr_add;
> + phost->host_sgpio.pcsr = (void*)(unsigned long)temp32;
Looks like some really dubious stuff happening here. What is this trying
to accomplish? Looks like pcsr is being used as an IO port address, but
then why is it stored as a pointer? And why do we read its address out of
PCI configuration space?
> + phost->host_sgpio.pcb = ioremap(cb_add, 256);
This looks equally dubious. cb_add also comes from PCI configuration space.
Is that really guaranteed to be the proper location? And what is this
pointing
to, registers on the device? In this case, pcb needs to be an __iomem
pointer,
and all accesses through that pointer need to use proper readX/writeX
calls and
not access memory directly. This is something Sparse will yell about.
> +
> + if (phost->host_sgpio.pcb->nvcr.bit.init_cnt != 0x2 ||
> + phost->host_sgpio.pcb->nvcr.bit.cbver != 0x0)
> + return;
> +
> + if (temp32 <= 0x200 || temp32 >= 0xFFFE )
> + return;
> +
> + if (cb_add <= 0x80000 || cb_add >= 0x9FC00)
> + return;
More magic numbers and no explanation of why we exit out here. Plus,
since you
already iomapped something in this function, you need to unmap it before
returning.
> +
> + if (phost->host_sgpio.pcb->scratch_space == 0) {
> + spin_lock_init(&nv_sgpio_lock);
Don't think you need to initialize it, it's already been done by
DEFINE_SPINLOCK.
> + phost->host_sgpio.share.plock = &nv_sgpio_lock;
> + phost->host_sgpio.share.ptstamp = &nv_sgpio_tstamp;
> + phost->host_sgpio.pcb->scratch_space =
> + (unsigned long)&phost->host_sgpio.share;
> + spin_lock(phost->host_sgpio.share.plock);
> + nv_sgpio_reset(phost->host_sgpio.pcsr);
> + phost->host_sgpio.pcb->cr0 =
> + SET_ENABLE(phost->host_sgpio.pcb->cr0);
> +
> + spin_unlock(phost->host_sgpio.share.plock);
> + }
> +
> + phost->host_sgpio.share =
> + *(struct nv_sgpio_host_share *)(unsigned long)
> + phost->host_sgpio.pcb->scratch_space;
What's the point of this scratch_space variable? It's set here and then
never used
except when it's set to null in the cleanup function. If it's a pointer,
then
use a pointer, not a u64.
> + phost->host_sgpio.flags.sgpio_enabled = 1;
> +
> + init_timer(&phost->host_sgpio.sgpio_timer);
> + phost->host_sgpio.sgpio_timer.data = (unsigned long)host;
> + nv_sgpio_set_timer(&phost->host_sgpio.sgpio_timer,
> + NV_SGPIO_UPDATE_TICK);
> +}
> +
> +static void nv_sgpio_set_timer(struct timer_list *ptimer, unsigned int timeout_msec)
> +{
> + if (!ptimer)
> + return;
ptimer should never be able to be null, so there's no point to this check.
It will only hide bugs.
> + ptimer->function = nv_sgpio_timer_handler;
> + ptimer->expires = msecs_to_jiffies(timeout_msec) + jiffies;
> + add_timer(ptimer);
> +}
> +
> +static void nv_sgpio_timer_handler(unsigned long context)
> +{
> +
> + struct ata_host *host = (struct ata_host *)context;
> + struct nv_host *phost;
> + u8 count, host_offset, port_offset;
> + union nv_sgpio_tx tx;
> + u8 on_off;
> + unsigned long mask = 0xFFFF;
> + struct nv_port *port;
> +
> + if (!host)
> + goto err_out;
> + else
> + phost = (struct nv_host *)host->private_data;
> +
> + if (!phost->host_sgpio.flags.sgpio_enabled)
> + goto err_out;
> +
> + host_offset = nv_sgpio_tx_host_offset(host);
> +
> + spin_lock(phost->host_sgpio.share.plock);
> + tx = phost->host_sgpio.pcb->tx[host_offset];
> + spin_unlock(phost->host_sgpio.share.plock);
> +
> + for (count = 0; count < host->n_ports; count++) {
> + struct ata_port *ap;
> +
> + ap = host->ports[count];
> +
> + if (!(ap && !(ap->flags & ATA_FLAG_DISABLED)))
> + continue;
> +
> + port = (struct nv_port *)ap->private_data;
> + if (!port)
> + continue;
> + port_offset = nv_sgpio_tx_port_offset(ap);
> + on_off = GET_ACTIVITY(tx.tx_port[port_offset]);
> + if (nv_sgpio_update_led(&port->port_sgpio.activity, &on_off)) {
> + tx.tx_port[port_offset] =
> + SET_ACTIVITY(tx.tx_port[port_offset], on_off);
> + phost->host_sgpio.flags.need_update = 1;
> + }
> + }
> +
> +
> + if (phost->host_sgpio.flags.need_update) {
> + spin_lock(phost->host_sgpio.share.plock);
> + if (nv_sgpio_get_func(host)
> + % NV_CNTRLR_SHARE_INIT == 0) {
> + phost->host_sgpio.pcb->tx[host_offset].all &= mask;
> + mask = mask << 16;
> + tx.all &= mask;
> + } else {
> + tx.all &= mask;
> + mask = mask << 16;
> + phost->host_sgpio.pcb->tx[host_offset].all &= mask;
> + }
> + phost->host_sgpio.pcb->tx[host_offset].all |= tx.all;
> + spin_unlock(phost->host_sgpio.share.plock);
> +
> + if (nv_sgpio_send_cmd(phost, NV_SGPIO_CMD_WRITE_DATA)) {
> + phost->host_sgpio.flags.need_update = 0;
> + return;
> + }
> + } else {
> + nv_sgpio_set_timer(&phost->host_sgpio.sgpio_timer,
> + NV_SGPIO_UPDATE_TICK);
> + }
> +err_out:
> + return;
> +}
> +
> +static u8 nv_sgpio_send_cmd(struct nv_host *host, u8 cmd)
> +{
> + u8 csr;
> + unsigned long *ptstamp;
> +
> + spin_lock(host->host_sgpio.share.plock);
> + ptstamp = host->host_sgpio.share.ptstamp;
> + if (jiffies_to_msecs(jiffies - *ptstamp) >= NV_SGPIO_MIN_UPDATE_DELTA) {
> + csr = inb((unsigned long)host->host_sgpio.pcsr);
> + if ((GET_SGPIO_STATUS(csr) != NV_SGPIO_STATE_OPERATIONAL) ||
> + (GET_CMD_STATUS(csr) == NV_SGPIO_CMD_ACTIVE)) {
> +
> + } else {
> + host->host_sgpio.pcb->cr0 =
> + SET_ENABLE(host->host_sgpio.pcb->cr0);
> + csr = 0;
> + csr = SET_CMD(csr, cmd);
> + outb(csr, (unsigned long)host->host_sgpio.pcsr);
> + *ptstamp = jiffies;
> + }
> + spin_unlock(host->host_sgpio.share.plock);
> + nv_sgpio_set_timer(&host->host_sgpio.sgpio_timer,
> + NV_SGPIO_UPDATE_TICK);
> + return 1;
> + } else {
> + spin_unlock(host->host_sgpio.share.plock);
> + nv_sgpio_set_timer(&host->host_sgpio.sgpio_timer,
> + (NV_SGPIO_MIN_UPDATE_DELTA -
> + jiffies_to_msecs(jiffies - *ptstamp)));
> + return 0;
> + }
> +}
> +
> +static u8 nv_sgpio_update_led(struct nv_sgpio_led *led, u8 *on_off)
Kind of a misleadingly named function, it doesn't really update the LED
state, just tells you if it needs updating.
> +{
> + u8 need_update = 0;
> +
> + if (led->force_off > 0) {
> + led->force_off--;
> + } else if (led->flags.recent_activity ^ led->flags.last_state) {
> + *on_off = led->flags.recent_activity;
> + led->flags.last_state = led->flags.recent_activity;
> + need_update = 1;
> + } else if ((led->flags.recent_activity & led->flags.last_state) &&
> + (led->last_cons_active >= NV_SGPIO_MAX_ACTIVITY_ON)) {
> + *on_off = NV_OFF;
> + led->flags.last_state = NV_OFF;
> + led->force_off = NV_SGPIO_MIN_FORCE_OFF;
> + need_update = 1;
> + }
> +
> + if (*on_off)
> + led->last_cons_active++;
> + else
> + led->last_cons_active = 0;
> +
> + led->flags.recent_activity = 0;
> + return need_update;
> +}
> +
> +static void nv_sgpio_reset(u8 *pcsr)
> +{
> + u8 csr;
> +
> + csr = inb((unsigned long)pcsr);
> + if (GET_SGPIO_STATUS(csr) == NV_SGPIO_STATE_RESET) {
> + csr = 0;
> + csr = SET_CMD(csr, NV_SGPIO_CMD_RESET);
> + outb(csr, (unsigned long)pcsr);
> + }
> + csr = 0;
> + csr = SET_CMD(csr, NV_SGPIO_CMD_READ_PARAMS);
> + outb(csr, (unsigned long)pcsr);
> +}
> +
> +static void nv_sgpio_host_cleanup(struct nv_host *host)
> +{
> + u8 csr;
> +
> + if (!host)
> + return;
> +
> + if (host->host_sgpio.flags.sgpio_enabled) {
> + spin_lock(host->host_sgpio.share.plock);
> + host->host_sgpio.pcb->cr0 = SET_ENABLE(host->host_sgpio.pcb->cr0);
> + csr = 0;
> + csr = SET_CMD(csr, NV_SGPIO_CMD_WRITE_DATA);
> + outb(csr, (unsigned long)host->host_sgpio.pcsr);
> + spin_unlock(host->host_sgpio.share.plock);
> +
> + if (timer_pending(&host->host_sgpio.sgpio_timer))
> + del_timer(&host->host_sgpio.sgpio_timer);
Should likely be del_timer_sync and remove the timer_pending check.
You don't want this timer still running on another CPU while you're
cleaning up.
> + host->host_sgpio.flags.sgpio_enabled = 0;
> + host->host_sgpio.pcb->scratch_space = 0;
> + }
> +}
> +
> +static void nv_sgpio_clear_all_leds(struct ata_port *ap)
> +{
> + struct nv_port *port = ap->private_data;
> + struct nv_host *host;
> + u8 host_offset, port_offset;
> +
> + if (!port || !ap->host)
> + return;
> + if (!ap->host->private_data)
> + return;
> +
> + host = ap->host->private_data;
> + if (!host->host_sgpio.flags.sgpio_enabled)
> + return;
> +
> + host_offset = nv_sgpio_tx_host_offset(ap->host);
> + port_offset = nv_sgpio_tx_port_offset(ap);
> +
> + spin_lock(host->host_sgpio.share.plock);
> + host->host_sgpio.pcb->tx[host_offset].tx_port[port_offset] = 0;
> + host->host_sgpio.flags.need_update = 1;
> + spin_unlock(host->host_sgpio.share.plock);
> +}
> +
> static int __init nv_init(void)
> {
> return pci_register_driver(&nv_pci_driver);
^ permalink raw reply [flat|nested] 15+ messages in thread
* RE: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-10-31 10:40 ` Christoph Hellwig
2006-10-31 12:37 ` Prakash Punnoor
@ 2006-11-07 9:55 ` Peer Chen
2007-11-07 4:09 ` Yinghai Lu
1 sibling, 1 reply; 15+ messages in thread
From: Peer Chen @ 2006-11-07 9:55 UTC (permalink / raw)
To: Christoph Hellwig; +Cc: jeff, linux-kernel, linux-ide, Kuan Luo
[-- Attachment #1: Type: text/plain, Size: 11352 bytes --]
Modified and resent out the patch as attachment.
Description about the patch:
Add SGPIO support in sata_nv.c.
SGPIO (Serial General Purpose Input Output) is a sideband serial 4-wire
interface that a storage controller uses to communicate with a storage
enclosure management controller, primarily to control activity and
status LEDs that are located within drive bays or on a storage
backplane. SGPIO is defined by [SFF8485].
In this patch,we drive the LEDs to blink when read/write operation
happen on SATA drives connect the corresponding ports on MCP55 board.
==========
The patch will be applied to kernel 2.6.19-rc4-git9.
Singed-off-by: Kuan Luo <kluo@nvidia.com>
Singed-off-by: Peer Chen <pchen@nvidia.com>
BRs
Peer Chen
-----Original Message-----
From: Christoph Hellwig [mailto:hch@infradead.org]
Sent: Tuesday, October 31, 2006 6:41 PM
To: Peer Chen
Cc: jeff@garzik.org; linux-kernel@vger.kernel.org;
linux-ide@vger.kernel.org; Kuan Luo
Subject: Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
On Tue, Oct 31, 2006 at 04:43:19PM +0800, Peer Chen wrote:
> The following SGPIO patch for sata_nv.c is based on 2.6.18 kernel.
> Signed-off by: Kuan Luo <kluo@nvidia.com>
First I'd like to say the patch subject isn't very informative. For
a sata_nv patch it should read:
[PATCH] sata_nv: foooblah
and then the SGPIO in both the subject and description doesn't say
anything
at all, what functionality or improvement does this patch actually add.
And in general send patches against latest git or -mm tree. I don't
know
how much the sata_nv driver changed since 2.6.18 but in general sending
patches against old kernel means they often can't be applied anymore.
> +//sgpio
> +// Sgpio defines
> +// SGPIO state defines
please use /* */ style comments. Also these aren't exactly useful
> +#define NV_ON 1
> +#define NV_OFF 0
> +#ifndef bool
> +#define bool u8
> +#endif
please don't use your own bool types.
> +#define BF_EXTRACT(v, off, bc) \
> + ((((u8)(v)) >> (off)) & ((1 << (bc)) - 1))
> +
> +#define BF_INS(v, ins, off, bc) \
> + (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
> + (((u8)(ins)) << (off)))
> +
> +#define BF_EXTRACT_U32(v, off, bc) \
> + ((((u32)(v)) >> (off)) & ((1 << (bc)) - 1))
> +
> +#define BF_INS_U32(v, ins, off, bc) \
> + (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
> + (((u32)(ins)) << (off)))
please make such things inline functions. Also they could have
more descriptive names.
> +union nv_sgpio_nvcr
> +{
> + struct {
> + u8 init_cnt;
> + u8 cb_size;
> + u8 cbver;
> + u8 rsvd;
> + } bit;
> + u32 all;
> +};
> +
> +union nv_sgpio_tx
> +{
> + u8 tx_port[4];
> + u32 all;
> +};
> +
> +struct nv_sgpio_cb
> +{
> + u64 scratch_space;
> + union nv_sgpio_nvcr nvcr;
> + u32 cr0;
> + u32 rsvd[4];
> + union nv_sgpio_tx tx[2];
> +};
> +
> +struct nv_sgpio_host_share
> +{
> + spinlock_t *plock;
> + unsigned long *ptstamp;
> +};
> +
> +struct nv_sgpio_host_flags
> +{
> + u8 sgpio_enabled:1;
> + u8 need_update:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_host_sgpio
> +{
> + struct nv_sgpio_host_flags flags;
> + u8 *pcsr;
> + struct nv_sgpio_cb *pcb;
> + struct nv_sgpio_host_share share;
> + struct timer_list sgpio_timer;
> +};
> +
> +struct nv_sgpio_port_flags
> +{
> + u8 last_state:1;
> + u8 recent_activity:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_sgpio_led
> +{
> + struct nv_sgpio_port_flags flags;
> + u8 force_off;
> + u8 last_cons_active;
> +};
> +
> +struct nv_port_sgpio
> +{
> + struct nv_sgpio_led activity;
> +};
> +
> +static spinlock_t nv_sgpio_lock;
please use DEFINE_SPINLOCK to initialize the lock statically.
> +static unsigned long nv_sgpio_tstamp;
> +static inline void nv_sgpio_set_csr(u8 csr, unsigned long pcsr)
> +{
> + outb(csr, pcsr);
> +}
> +
> +static inline u8 nv_sgpio_get_csr(unsigned long pcsr)
> +{
> + return inb(pcsr);
> +}
these helpers aren't useful at all, please remove them.
> +static inline u8 nv_sgpio_get_func(struct ata_host_set *host_set)
> +{
> + u8 devfn = (to_pci_dev(host_set->dev))->devfn;
> + return (PCI_FUNC(devfn));
> +}
> +
> +static inline u8 nv_sgpio_tx_host_offset(struct ata_host_set
*host_set)
> +{
> + return (nv_sgpio_get_func(host_set)/NV_CNTRLR_SHARE_INIT);
> +}
> +
> +static inline u8 nv_sgpio_calc_tx_offset(u8 cntrlr, u8 channel)
> +{
> + return (sizeof(union nv_sgpio_tx) - (NV_CNTRLR_SHARE_INIT *
> + (cntrlr % NV_CNTRLR_SHARE_INIT)) - channel - 1);
> +}
> +
> +static inline u8 nv_sgpio_tx_port_offset(struct ata_port *ap)
> +{
> + u8 cntrlr = nv_sgpio_get_func(ap->host_set);
> + return (nv_sgpio_calc_tx_offset(cntrlr, ap->port_no));
> +}
> +
> +static inline bool nv_sgpio_capable(const struct pci_device_id *ent)
> +{
> + if (ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2)
> + return 1;
> + else
> + return 0;
> +}
> static int nv_init_one (struct pci_dev *pdev, const struct
> pci_device_id *ent);
> static void nv_ck804_host_stop(struct ata_host_set *host_set);
> static irqreturn_t nv_generic_interrupt(int irq, void *dev_instance,
> @@ -90,7 +259,10 @@
> struct pt_regs *regs);
> static u32 nv_scr_read (struct ata_port *ap, unsigned int sc_reg);
> static void nv_scr_write (struct ata_port *ap, unsigned int sc_reg,
u32
> val);
> -
> +static void nv_host_stop (struct ata_host_set *host_set);
> +static int nv_port_start(struct ata_port *ap);
> +static void nv_port_stop(struct ata_port *ap);
> +static int nv_qc_issue(struct ata_queued_cmd *qc);
> static void nv_nf2_freeze(struct ata_port *ap);
> static void nv_nf2_thaw(struct ata_port *ap);
> static void nv_ck804_freeze(struct ata_port *ap);
> @@ -147,6 +319,27 @@
> { 0, } /* terminate list */
> };
>
> +struct nv_host
> +{
> + unsigned long host_flags;
> + struct nv_host_sgpio host_sgpio;
> +};
> +
> +struct nv_port
> +{
> + struct nv_port_sgpio port_sgpio;
> +};
> +
> +// SGPIO function prototypes
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host
*phost);
> +static void nv_sgpio_reset(u8 *pcsr);
> +static void nv_sgpio_set_timer(struct timer_list *ptimer,
> + unsigned int timeout_msec);
> +static void nv_sgpio_timer_handler(unsigned long ptr);
> +static void nv_sgpio_host_cleanup(struct nv_host *host);
> +static bool nv_sgpio_update_led(struct nv_sgpio_led *led, bool
> *on_off);
> +static void nv_sgpio_clear_all_leds(struct ata_port *ap);
> +static bool nv_sgpio_send_cmd(struct nv_host *host, u8 cmd);
> static struct pci_driver nv_pci_driver = {
> .name = DRV_NAME,
> .id_table = nv_pci_tbl,
> @@ -184,7 +377,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = ata_bmdma_freeze,
> .thaw = ata_bmdma_thaw,
> .error_handler = nv_error_handler,
> @@ -194,9 +387,9 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> - .host_stop = ata_pci_host_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> + .host_stop = nv_host_stop,
> };
>
> static const struct ata_port_operations nv_nf2_ops = {
> @@ -211,7 +404,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = nv_nf2_freeze,
> .thaw = nv_nf2_thaw,
> .error_handler = nv_error_handler,
> @@ -221,9 +414,9 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> - .host_stop = ata_pci_host_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> + .host_stop = nv_host_stop,
> };
>
> static const struct ata_port_operations nv_ck804_ops = {
> @@ -238,7 +431,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = nv_ck804_freeze,
> .thaw = nv_ck804_thaw,
> .error_handler = nv_error_handler,
> @@ -248,8 +441,8 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> .host_stop = nv_ck804_host_stop,
> };
>
> @@ -480,10 +673,10 @@
> ata_bmdma_drive_eh(ap, ata_std_prereset, ata_std_softreset,
> nv_hardreset, ata_std_postreset);
> }
> -
> static int nv_init_one (struct pci_dev *pdev, const struct
> pci_device_id *ent)
> {
> static int printed_version = 0;
> + struct nv_host *host;
> struct ata_port_info *ppi;
> struct ata_probe_ent *probe_ent;
> int pci_dev_busy = 0;
> @@ -525,6 +718,13 @@
> if (!probe_ent)
> goto err_out_regions;
>
> + host = kmalloc(sizeof(struct nv_host), GFP_KERNEL);
> + if (!host)
> + goto err_out_free_ent;
> +
> + memset(host, 0, sizeof(struct nv_host));
Please use kzalloc().
> +static int nv_port_start(struct ata_port *ap)
> +{
> + int stat;
> + struct nv_port *port;
> +
> + stat = ata_port_start(ap);
> + if (stat) {
> + return stat;
> + }
useless braces.
> +
> + port = kmalloc(sizeof(struct nv_port), GFP_KERNEL);
> + if (!port)
> + goto err_out_no_free;
> +
> + memset(port, 0, sizeof(struct nv_port));
Please use kzalloc again.
> + return (ata_qc_issue_prot(qc));
no need for braces around the return value.
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host
*phost)
> +{
> + u16 csr_add;
> + u32 cb_add, temp32;
> + struct device *dev = pci_dev_to_dev(pdev);
> + struct ata_host_set *host_set = dev_get_drvdata(dev);
> + u8 pro=0;
missing spacezs around the =.
> + if (!(pro&0x40))
Again missing spaces. Please take another look at
Documentation/CodingStyle
for the preferred linux style.
> + return;
> +
> + temp32 = csr_add;
> + phost->host_sgpio.pcsr = (void *)temp32;
> + phost->host_sgpio.pcb = phys_to_virt(cb_add);
Use of phys_to_virt is generally a bug. What are you trying to do here?
> +
> + if (phost->host_sgpio.pcb->nvcr.bit.init_cnt!=0x2 ||
> phost->host_sgpio.pcb->nvcr.bit.cbver!=0x0)
in addition to the whitespace damage this line is far too long,
please break it up.
<skipping the rest of the file for now until it's made a little more
readable>
-----------------------------------------------------------------------------------
This email message is for the sole use of the intended recipient(s) and may contain
confidential information. Any unauthorized review, use, disclosure or distribution
is prohibited. If you are not the intended recipient, please contact the sender by
reply email and destroy all copies of the original message.
-----------------------------------------------------------------------------------
[-- Attachment #2: sgpio-patch-2.6.19-rc4-git9 --]
[-- Type: application/octet-stream, Size: 15478 bytes --]
--- linux-2.6.19-rc4-git9/drivers/ata/sata_nv.c.orig 2006-11-06 08:47:49.000000000 +0800
+++ linux-2.6.19-rc4-git9/drivers/ata/sata_nv.c 2006-11-07 08:36:54.000000000 +0800
@@ -80,6 +80,176 @@
NV_MCP_SATA_CFG_20_SATA_SPACE_EN = 0x04,
};
+/* sgpio
+* Sgpio defines
+* SGPIO state defines
+*/
+#define NV_SGPIO_STATE_RESET 0
+#define NV_SGPIO_STATE_OPERATIONAL 1
+#define NV_SGPIO_STATE_ERROR 2
+
+/* SGPIO command opcodes */
+#define NV_SGPIO_CMD_RESET 0
+#define NV_SGPIO_CMD_READ_PARAMS 1
+#define NV_SGPIO_CMD_READ_DATA 2
+#define NV_SGPIO_CMD_WRITE_DATA 3
+
+/* SGPIO command status defines */
+#define NV_SGPIO_CMD_OK 0
+#define NV_SGPIO_CMD_ACTIVE 1
+#define NV_SGPIO_CMD_ERR 2
+
+#define NV_SGPIO_UPDATE_TICK 90
+#define NV_SGPIO_MIN_UPDATE_DELTA 33
+#define NV_CNTRLR_SHARE_INIT 2
+#define NV_SGPIO_MAX_ACTIVITY_ON 20
+#define NV_SGPIO_MIN_FORCE_OFF 5
+#define NV_SGPIO_PCI_CSR_OFFSET 0x58
+#define NV_SGPIO_PCI_CB_OFFSET 0x5C
+#define NV_SGPIO_DFLT_CB_SIZE 256
+#define NV_ON 1
+#define NV_OFF 0
+
+
+
+static inline u8 bf_extract(u8 value, u8 offset, u8 bit_count)
+{
+ return ((((u8)(value)) >> (offset)) & ((1 << (bit_count)) - 1));
+}
+
+static inline u8 bf_ins(u8 value, u8 ins, u8 offset, u8 bit_count)
+{
+ return (((value) & ~((((1 << (bit_count)) - 1)) << (offset))) |
+ (((u8)(ins)) << (offset)));
+}
+
+static inline u32 bf_extract_u32(u32 value, u8 offset, u8 bit_count)
+{
+ return ((((u32)(value)) >> (offset)) & ((1 << (bit_count)) - 1));
+
+}
+static inline u32 bf_ins_u32(u32 value, u32 ins, u8 offset, u8 bit_count)
+{
+ return (((value) & ~((((1 << (bit_count)) - 1)) << (offset))) |
+ (((u32)(ins)) << (offset)));
+}
+
+#define GET_SGPIO_STATUS(v) bf_extract(v, 0, 2)
+#define GET_CMD_STATUS(v) bf_extract(v, 3, 2)
+#define GET_CMD(v) bf_extract(v, 5, 3)
+#define SET_CMD(v, cmd) bf_ins(v, cmd, 5, 3)
+
+#define GET_ENABLE(v) bf_extract(v, 23, 1)
+#define SET_ENABLE(v) bf_ins_u32(v, 1, 23, 1)
+
+/* Needs to have a u8 bit-field insert. */
+#define GET_ACTIVITY(v) bf_extract(v, 5, 3)
+#define SET_ACTIVITY(v, on_off) bf_ins(v, on_off, 5, 3)
+
+
+
+union nv_sgpio_nvcr
+{
+ struct {
+ u8 init_cnt;
+ u8 cb_size;
+ u8 cbver;
+ u8 rsvd;
+ } bit;
+ u32 all;
+};
+
+union nv_sgpio_tx
+{
+ u8 tx_port[4];
+ u32 all;
+};
+
+struct nv_sgpio_cb
+{
+ u64 scratch_space;
+ union nv_sgpio_nvcr nvcr;
+ u32 cr0;
+ u32 rsvd[4];
+ union nv_sgpio_tx tx[2];
+};
+
+struct nv_sgpio_host_share
+{
+ spinlock_t *plock;
+ unsigned long *ptstamp;
+};
+
+struct nv_sgpio_host_flags
+{
+ u8 sgpio_enabled:1;
+ u8 need_update:1;
+ u8 rsvd:6;
+};
+
+struct nv_host_sgpio
+{
+ struct nv_sgpio_host_flags flags;
+ u8 *pcsr;
+ struct nv_sgpio_cb *pcb;
+ struct nv_sgpio_host_share share;
+ struct timer_list sgpio_timer;
+};
+
+struct nv_sgpio_port_flags
+{
+ u8 last_state:1;
+ u8 recent_activity:1;
+ u8 rsvd:6;
+};
+
+struct nv_sgpio_led
+{
+ struct nv_sgpio_port_flags flags;
+ u8 force_off;
+ u8 last_cons_active;
+};
+
+struct nv_port_sgpio
+{
+ struct nv_sgpio_led activity;
+};
+
+static DEFINE_SPINLOCK(nv_sgpio_lock);
+
+static unsigned long nv_sgpio_tstamp;
+
+
+static inline u8 nv_sgpio_get_func(struct ata_host *host)
+{
+ u8 devfn = (to_pci_dev(host->dev))->devfn;
+ return (PCI_FUNC(devfn));
+}
+
+static inline u8 nv_sgpio_tx_host_offset(struct ata_host *host)
+{
+ return (nv_sgpio_get_func(host)/NV_CNTRLR_SHARE_INIT);
+}
+
+static inline u8 nv_sgpio_calc_tx_offset(u8 cntrlr, u8 channel)
+{
+ return (sizeof(union nv_sgpio_tx) - (NV_CNTRLR_SHARE_INIT *
+ (cntrlr % NV_CNTRLR_SHARE_INIT)) - channel - 1);
+}
+
+static inline u8 nv_sgpio_tx_port_offset(struct ata_port *ap)
+{
+ u8 cntrlr = nv_sgpio_get_func(ap->host);
+ return (nv_sgpio_calc_tx_offset(cntrlr, ap->port_no));
+}
+
+static inline u8 nv_sgpio_capable(const struct pci_device_id *ent)
+{
+ if (ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2)
+ return 1;
+ else
+ return 0;
+}
static int nv_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
static void nv_ck804_host_stop(struct ata_host *host);
static irqreturn_t nv_generic_interrupt(int irq, void *dev_instance);
@@ -87,7 +257,10 @@
static irqreturn_t nv_ck804_interrupt(int irq, void *dev_instance);
static u32 nv_scr_read (struct ata_port *ap, unsigned int sc_reg);
static void nv_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val);
-
+static void nv_host_stop (struct ata_host *host);
+static int nv_port_start(struct ata_port *ap);
+static void nv_port_stop(struct ata_port *ap);
+static unsigned int nv_qc_issue(struct ata_queued_cmd *qc);
static void nv_nf2_freeze(struct ata_port *ap);
static void nv_nf2_thaw(struct ata_port *ap);
static void nv_ck804_freeze(struct ata_port *ap);
@@ -135,6 +308,27 @@
{ } /* terminate list */
};
+struct nv_host
+{
+ unsigned long host_flags;
+ struct nv_host_sgpio host_sgpio;
+};
+
+struct nv_port
+{
+ struct nv_port_sgpio port_sgpio;
+};
+
+/* SGPIO function prototypes */
+static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost);
+static void nv_sgpio_reset(u8 *pcsr);
+static void nv_sgpio_set_timer(struct timer_list *ptimer,
+ unsigned int timeout_msec);
+static void nv_sgpio_timer_handler(unsigned long ptr);
+static void nv_sgpio_host_cleanup(struct nv_host *host);
+static u8 nv_sgpio_update_led(struct nv_sgpio_led *led, u8 *on_off);
+static void nv_sgpio_clear_all_leds(struct ata_port *ap);
+static u8 nv_sgpio_send_cmd(struct nv_host *host, u8 cmd);
static struct pci_driver nv_pci_driver = {
.name = DRV_NAME,
.id_table = nv_pci_tbl,
@@ -172,7 +366,7 @@
.bmdma_stop = ata_bmdma_stop,
.bmdma_status = ata_bmdma_status,
.qc_prep = ata_qc_prep,
- .qc_issue = ata_qc_issue_prot,
+ .qc_issue = nv_qc_issue,
.freeze = ata_bmdma_freeze,
.thaw = ata_bmdma_thaw,
.error_handler = nv_error_handler,
@@ -182,9 +376,9 @@
.irq_clear = ata_bmdma_irq_clear,
.scr_read = nv_scr_read,
.scr_write = nv_scr_write,
- .port_start = ata_port_start,
- .port_stop = ata_port_stop,
- .host_stop = ata_pci_host_stop,
+ .port_start = nv_port_start,
+ .port_stop = nv_port_stop,
+ .host_stop = nv_host_stop,
};
static const struct ata_port_operations nv_nf2_ops = {
@@ -465,10 +659,10 @@
ata_bmdma_drive_eh(ap, ata_std_prereset, ata_std_softreset,
nv_hardreset, ata_std_postreset);
}
-
static int nv_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
{
static int printed_version = 0;
+ struct nv_host *host;
struct ata_port_info *ppi[2];
struct ata_probe_ent *probe_ent;
int pci_dev_busy = 0;
@@ -510,6 +704,11 @@
if (!probe_ent)
goto err_out_regions;
+ host = kzalloc(sizeof(struct nv_host), GFP_KERNEL);
+ if (!host)
+ goto err_out_free_ent;
+
+ probe_ent->private_data = host;
probe_ent->mmio_base = pci_iomap(pdev, 5, 0);
if (!probe_ent->mmio_base) {
rc = -EIO;
@@ -535,6 +734,8 @@
rc = ata_device_add(probe_ent);
if (rc != NV_PORTS)
goto err_out_iounmap;
+ if (nv_sgpio_capable(ent))
+ nv_sgpio_init(pdev, host);
kfree(probe_ent);
@@ -553,6 +754,45 @@
return rc;
}
+static int nv_port_start(struct ata_port *ap)
+{
+ int stat;
+ struct nv_port *port;
+
+ stat = ata_port_start(ap);
+ if (stat)
+ return stat;
+
+ port = kzalloc(sizeof(struct nv_port), GFP_KERNEL);
+ if (!port)
+ goto err_out_no_free;
+
+ ap->private_data = port;
+ return 0;
+
+err_out_no_free:
+ return 1;
+}
+
+static void nv_port_stop(struct ata_port *ap)
+{
+ nv_sgpio_clear_all_leds(ap);
+
+ if (ap->private_data) {
+ kfree(ap->private_data);
+ ap->private_data = NULL;
+ }
+ ata_port_stop(ap);
+}
+
+static unsigned int nv_qc_issue(struct ata_queued_cmd *qc)
+{
+ struct nv_port *port = qc->ap->private_data;
+
+ if (port)
+ port->port_sgpio.activity.flags.recent_activity = 1;
+ return ata_qc_issue_prot(qc);
+}
static void nv_ck804_host_stop(struct ata_host *host)
{
struct pci_dev *pdev = to_pci_dev(host->dev);
@@ -566,6 +806,277 @@
ata_pci_host_stop(host);
}
+static void nv_host_stop (struct ata_host *host)
+{
+ struct nv_host *phost = host->private_data;
+
+
+ nv_sgpio_host_cleanup(phost);
+ kfree(phost);
+ ata_pci_host_stop(host);
+
+}
+
+static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost)
+{
+ u16 csr_add;
+ u32 cb_add, temp32;
+ struct device *dev = pci_dev_to_dev(pdev);
+ struct ata_host *host = dev_get_drvdata(dev);
+ u8 pro = 0;
+
+ pci_read_config_word(pdev, NV_SGPIO_PCI_CSR_OFFSET, &csr_add);
+ pci_read_config_dword(pdev, NV_SGPIO_PCI_CB_OFFSET, &cb_add);
+ pci_read_config_byte(pdev, 0xA4, &pro);
+
+ if (csr_add == 0 || cb_add == 0)
+ return;
+
+ if (!(pro & 0x40))
+ return;
+
+ temp32 = csr_add;
+ phost->host_sgpio.pcsr = (void*)(unsigned long)temp32;
+ phost->host_sgpio.pcb = ioremap(cb_add, 256);
+
+ if (phost->host_sgpio.pcb->nvcr.bit.init_cnt != 0x2 ||
+ phost->host_sgpio.pcb->nvcr.bit.cbver != 0x0)
+ return;
+
+ if (temp32 <= 0x200 || temp32 >= 0xFFFE )
+ return;
+
+ if (cb_add <= 0x80000 || cb_add >= 0x9FC00)
+ return;
+
+ if (phost->host_sgpio.pcb->scratch_space == 0) {
+ spin_lock_init(&nv_sgpio_lock);
+ phost->host_sgpio.share.plock = &nv_sgpio_lock;
+ phost->host_sgpio.share.ptstamp = &nv_sgpio_tstamp;
+ phost->host_sgpio.pcb->scratch_space =
+ (unsigned long)&phost->host_sgpio.share;
+ spin_lock(phost->host_sgpio.share.plock);
+ nv_sgpio_reset(phost->host_sgpio.pcsr);
+ phost->host_sgpio.pcb->cr0 =
+ SET_ENABLE(phost->host_sgpio.pcb->cr0);
+
+ spin_unlock(phost->host_sgpio.share.plock);
+ }
+
+ phost->host_sgpio.share =
+ *(struct nv_sgpio_host_share *)(unsigned long)
+ phost->host_sgpio.pcb->scratch_space;
+ phost->host_sgpio.flags.sgpio_enabled = 1;
+
+ init_timer(&phost->host_sgpio.sgpio_timer);
+ phost->host_sgpio.sgpio_timer.data = (unsigned long)host;
+ nv_sgpio_set_timer(&phost->host_sgpio.sgpio_timer,
+ NV_SGPIO_UPDATE_TICK);
+}
+
+static void nv_sgpio_set_timer(struct timer_list *ptimer, unsigned int timeout_msec)
+{
+ if (!ptimer)
+ return;
+ ptimer->function = nv_sgpio_timer_handler;
+ ptimer->expires = msecs_to_jiffies(timeout_msec) + jiffies;
+ add_timer(ptimer);
+}
+
+static void nv_sgpio_timer_handler(unsigned long context)
+{
+
+ struct ata_host *host = (struct ata_host *)context;
+ struct nv_host *phost;
+ u8 count, host_offset, port_offset;
+ union nv_sgpio_tx tx;
+ u8 on_off;
+ unsigned long mask = 0xFFFF;
+ struct nv_port *port;
+
+ if (!host)
+ goto err_out;
+ else
+ phost = (struct nv_host *)host->private_data;
+
+ if (!phost->host_sgpio.flags.sgpio_enabled)
+ goto err_out;
+
+ host_offset = nv_sgpio_tx_host_offset(host);
+
+ spin_lock(phost->host_sgpio.share.plock);
+ tx = phost->host_sgpio.pcb->tx[host_offset];
+ spin_unlock(phost->host_sgpio.share.plock);
+
+ for (count = 0; count < host->n_ports; count++) {
+ struct ata_port *ap;
+
+ ap = host->ports[count];
+
+ if (!(ap && !(ap->flags & ATA_FLAG_DISABLED)))
+ continue;
+
+ port = (struct nv_port *)ap->private_data;
+ if (!port)
+ continue;
+ port_offset = nv_sgpio_tx_port_offset(ap);
+ on_off = GET_ACTIVITY(tx.tx_port[port_offset]);
+ if (nv_sgpio_update_led(&port->port_sgpio.activity, &on_off)) {
+ tx.tx_port[port_offset] =
+ SET_ACTIVITY(tx.tx_port[port_offset], on_off);
+ phost->host_sgpio.flags.need_update = 1;
+ }
+ }
+
+
+ if (phost->host_sgpio.flags.need_update) {
+ spin_lock(phost->host_sgpio.share.plock);
+ if (nv_sgpio_get_func(host)
+ % NV_CNTRLR_SHARE_INIT == 0) {
+ phost->host_sgpio.pcb->tx[host_offset].all &= mask;
+ mask = mask << 16;
+ tx.all &= mask;
+ } else {
+ tx.all &= mask;
+ mask = mask << 16;
+ phost->host_sgpio.pcb->tx[host_offset].all &= mask;
+ }
+ phost->host_sgpio.pcb->tx[host_offset].all |= tx.all;
+ spin_unlock(phost->host_sgpio.share.plock);
+
+ if (nv_sgpio_send_cmd(phost, NV_SGPIO_CMD_WRITE_DATA)) {
+ phost->host_sgpio.flags.need_update = 0;
+ return;
+ }
+ } else {
+ nv_sgpio_set_timer(&phost->host_sgpio.sgpio_timer,
+ NV_SGPIO_UPDATE_TICK);
+ }
+err_out:
+ return;
+}
+
+static u8 nv_sgpio_send_cmd(struct nv_host *host, u8 cmd)
+{
+ u8 csr;
+ unsigned long *ptstamp;
+
+ spin_lock(host->host_sgpio.share.plock);
+ ptstamp = host->host_sgpio.share.ptstamp;
+ if (jiffies_to_msecs(jiffies - *ptstamp) >= NV_SGPIO_MIN_UPDATE_DELTA) {
+ csr = inb((unsigned long)host->host_sgpio.pcsr);
+ if ((GET_SGPIO_STATUS(csr) != NV_SGPIO_STATE_OPERATIONAL) ||
+ (GET_CMD_STATUS(csr) == NV_SGPIO_CMD_ACTIVE)) {
+
+ } else {
+ host->host_sgpio.pcb->cr0 =
+ SET_ENABLE(host->host_sgpio.pcb->cr0);
+ csr = 0;
+ csr = SET_CMD(csr, cmd);
+ outb(csr, (unsigned long)host->host_sgpio.pcsr);
+ *ptstamp = jiffies;
+ }
+ spin_unlock(host->host_sgpio.share.plock);
+ nv_sgpio_set_timer(&host->host_sgpio.sgpio_timer,
+ NV_SGPIO_UPDATE_TICK);
+ return 1;
+ } else {
+ spin_unlock(host->host_sgpio.share.plock);
+ nv_sgpio_set_timer(&host->host_sgpio.sgpio_timer,
+ (NV_SGPIO_MIN_UPDATE_DELTA -
+ jiffies_to_msecs(jiffies - *ptstamp)));
+ return 0;
+ }
+}
+
+static u8 nv_sgpio_update_led(struct nv_sgpio_led *led, u8 *on_off)
+{
+ u8 need_update = 0;
+
+ if (led->force_off > 0) {
+ led->force_off--;
+ } else if (led->flags.recent_activity ^ led->flags.last_state) {
+ *on_off = led->flags.recent_activity;
+ led->flags.last_state = led->flags.recent_activity;
+ need_update = 1;
+ } else if ((led->flags.recent_activity & led->flags.last_state) &&
+ (led->last_cons_active >= NV_SGPIO_MAX_ACTIVITY_ON)) {
+ *on_off = NV_OFF;
+ led->flags.last_state = NV_OFF;
+ led->force_off = NV_SGPIO_MIN_FORCE_OFF;
+ need_update = 1;
+ }
+
+ if (*on_off)
+ led->last_cons_active++;
+ else
+ led->last_cons_active = 0;
+
+ led->flags.recent_activity = 0;
+ return need_update;
+}
+
+static void nv_sgpio_reset(u8 *pcsr)
+{
+ u8 csr;
+
+ csr = inb((unsigned long)pcsr);
+ if (GET_SGPIO_STATUS(csr) == NV_SGPIO_STATE_RESET) {
+ csr = 0;
+ csr = SET_CMD(csr, NV_SGPIO_CMD_RESET);
+ outb(csr, (unsigned long)pcsr);
+ }
+ csr = 0;
+ csr = SET_CMD(csr, NV_SGPIO_CMD_READ_PARAMS);
+ outb(csr, (unsigned long)pcsr);
+}
+
+static void nv_sgpio_host_cleanup(struct nv_host *host)
+{
+ u8 csr;
+
+ if (!host)
+ return;
+
+ if (host->host_sgpio.flags.sgpio_enabled) {
+ spin_lock(host->host_sgpio.share.plock);
+ host->host_sgpio.pcb->cr0 = SET_ENABLE(host->host_sgpio.pcb->cr0);
+ csr = 0;
+ csr = SET_CMD(csr, NV_SGPIO_CMD_WRITE_DATA);
+ outb(csr, (unsigned long)host->host_sgpio.pcsr);
+ spin_unlock(host->host_sgpio.share.plock);
+
+ if (timer_pending(&host->host_sgpio.sgpio_timer))
+ del_timer(&host->host_sgpio.sgpio_timer);
+ host->host_sgpio.flags.sgpio_enabled = 0;
+ host->host_sgpio.pcb->scratch_space = 0;
+ }
+}
+
+static void nv_sgpio_clear_all_leds(struct ata_port *ap)
+{
+ struct nv_port *port = ap->private_data;
+ struct nv_host *host;
+ u8 host_offset, port_offset;
+
+ if (!port || !ap->host)
+ return;
+ if (!ap->host->private_data)
+ return;
+
+ host = ap->host->private_data;
+ if (!host->host_sgpio.flags.sgpio_enabled)
+ return;
+
+ host_offset = nv_sgpio_tx_host_offset(ap->host);
+ port_offset = nv_sgpio_tx_port_offset(ap);
+
+ spin_lock(host->host_sgpio.share.plock);
+ host->host_sgpio.pcb->tx[host_offset].tx_port[port_offset] = 0;
+ host->host_sgpio.flags.need_update = 1;
+ spin_unlock(host->host_sgpio.share.plock);
+}
+
static int __init nv_init(void)
{
return pci_register_driver(&nv_pci_driver);
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-10-31 8:43 ` Peer Chen
2006-10-31 10:40 ` Christoph Hellwig
@ 2006-11-01 1:39 ` Jeff Garzik
1 sibling, 0 replies; 15+ messages in thread
From: Jeff Garzik @ 2006-11-01 1:39 UTC (permalink / raw)
To: Peer Chen; +Cc: linux-kernel, linux-ide, Kuan Luo
Peer Chen wrote:
> The following SGPIO patch for sata_nv.c is based on 2.6.18 kernel.
> Signed-off by: Kuan Luo <kluo@nvidia.com>
ACK what Christoph Hellwig said: please describe in detail what sgpio
is, and why it is needed.
This is a non-trivial patch, with basically no explanation at all.
Jeff
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-10-31 10:40 ` Christoph Hellwig
@ 2006-10-31 12:37 ` Prakash Punnoor
2006-11-07 9:55 ` Peer Chen
1 sibling, 0 replies; 15+ messages in thread
From: Prakash Punnoor @ 2006-10-31 12:37 UTC (permalink / raw)
To: Christoph Hellwig; +Cc: Peer Chen, jeff, linux-kernel, linux-ide, Kuan Luo
[-- Attachment #1: Type: text/plain, Size: 933 bytes --]
Am Dienstag 31 Oktober 2006 11:40 schrieb Christoph Hellwig:
> On Tue, Oct 31, 2006 at 04:43:19PM +0800, Peer Chen wrote:
> > + u32 cb_add, temp32;
> > + struct device *dev = pci_dev_to_dev(pdev);
> > + struct ata_host_set *host_set = dev_get_drvdata(dev);
> > + u8 pro=0;
> > + if (!(pro&0x40))
> > + return;
> > +
> > + temp32 = csr_add;
> > + phost->host_sgpio.pcsr = (void *)temp32;
> > + phost->host_sgpio.pcb = phys_to_virt(cb_add);
>
> Use of phys_to_virt is generally a bug. What are you trying to do here?
I am also wondering whether casting of temp32 to a pointer is very 64bit
friendly? At least my compiler on x86_64 gives a warning...
I also found
http://lkml.org/lkml/2006/8/21/324
which looks alike at first glance and it seems NVidia didn't really fix what
Andrew Morton told them to do so...
Cheers,
--
(°= =°)
//\ Prakash Punnoor /\\
V_/ \_V
[-- Attachment #2: Type: application/pgp-signature, Size: 189 bytes --]
^ permalink raw reply [flat|nested] 15+ messages in thread
* Re: [PATCH] SCSI: Add the SGPIO support for sata_nv.c
2006-10-31 8:43 ` Peer Chen
@ 2006-10-31 10:40 ` Christoph Hellwig
2006-10-31 12:37 ` Prakash Punnoor
2006-11-07 9:55 ` Peer Chen
2006-11-01 1:39 ` Jeff Garzik
1 sibling, 2 replies; 15+ messages in thread
From: Christoph Hellwig @ 2006-10-31 10:40 UTC (permalink / raw)
To: Peer Chen; +Cc: jeff, linux-kernel, linux-ide, Kuan Luo
On Tue, Oct 31, 2006 at 04:43:19PM +0800, Peer Chen wrote:
> The following SGPIO patch for sata_nv.c is based on 2.6.18 kernel.
> Signed-off by: Kuan Luo <kluo@nvidia.com>
First I'd like to say the patch subject isn't very informative. For
a sata_nv patch it should read:
[PATCH] sata_nv: foooblah
and then the SGPIO in both the subject and description doesn't say anything
at all, what functionality or improvement does this patch actually add.
And in general send patches against latest git or -mm tree. I don't know
how much the sata_nv driver changed since 2.6.18 but in general sending
patches against old kernel means they often can't be applied anymore.
> +//sgpio
> +// Sgpio defines
> +// SGPIO state defines
please use /* */ style comments. Also these aren't exactly useful
> +#define NV_ON 1
> +#define NV_OFF 0
> +#ifndef bool
> +#define bool u8
> +#endif
please don't use your own bool types.
> +#define BF_EXTRACT(v, off, bc) \
> + ((((u8)(v)) >> (off)) & ((1 << (bc)) - 1))
> +
> +#define BF_INS(v, ins, off, bc) \
> + (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
> + (((u8)(ins)) << (off)))
> +
> +#define BF_EXTRACT_U32(v, off, bc) \
> + ((((u32)(v)) >> (off)) & ((1 << (bc)) - 1))
> +
> +#define BF_INS_U32(v, ins, off, bc) \
> + (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
> + (((u32)(ins)) << (off)))
please make such things inline functions. Also they could have
more descriptive names.
> +union nv_sgpio_nvcr
> +{
> + struct {
> + u8 init_cnt;
> + u8 cb_size;
> + u8 cbver;
> + u8 rsvd;
> + } bit;
> + u32 all;
> +};
> +
> +union nv_sgpio_tx
> +{
> + u8 tx_port[4];
> + u32 all;
> +};
> +
> +struct nv_sgpio_cb
> +{
> + u64 scratch_space;
> + union nv_sgpio_nvcr nvcr;
> + u32 cr0;
> + u32 rsvd[4];
> + union nv_sgpio_tx tx[2];
> +};
> +
> +struct nv_sgpio_host_share
> +{
> + spinlock_t *plock;
> + unsigned long *ptstamp;
> +};
> +
> +struct nv_sgpio_host_flags
> +{
> + u8 sgpio_enabled:1;
> + u8 need_update:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_host_sgpio
> +{
> + struct nv_sgpio_host_flags flags;
> + u8 *pcsr;
> + struct nv_sgpio_cb *pcb;
> + struct nv_sgpio_host_share share;
> + struct timer_list sgpio_timer;
> +};
> +
> +struct nv_sgpio_port_flags
> +{
> + u8 last_state:1;
> + u8 recent_activity:1;
> + u8 rsvd:6;
> +};
> +
> +struct nv_sgpio_led
> +{
> + struct nv_sgpio_port_flags flags;
> + u8 force_off;
> + u8 last_cons_active;
> +};
> +
> +struct nv_port_sgpio
> +{
> + struct nv_sgpio_led activity;
> +};
> +
> +static spinlock_t nv_sgpio_lock;
please use DEFINE_SPINLOCK to initialize the lock statically.
> +static unsigned long nv_sgpio_tstamp;
> +static inline void nv_sgpio_set_csr(u8 csr, unsigned long pcsr)
> +{
> + outb(csr, pcsr);
> +}
> +
> +static inline u8 nv_sgpio_get_csr(unsigned long pcsr)
> +{
> + return inb(pcsr);
> +}
these helpers aren't useful at all, please remove them.
> +static inline u8 nv_sgpio_get_func(struct ata_host_set *host_set)
> +{
> + u8 devfn = (to_pci_dev(host_set->dev))->devfn;
> + return (PCI_FUNC(devfn));
> +}
> +
> +static inline u8 nv_sgpio_tx_host_offset(struct ata_host_set *host_set)
> +{
> + return (nv_sgpio_get_func(host_set)/NV_CNTRLR_SHARE_INIT);
> +}
> +
> +static inline u8 nv_sgpio_calc_tx_offset(u8 cntrlr, u8 channel)
> +{
> + return (sizeof(union nv_sgpio_tx) - (NV_CNTRLR_SHARE_INIT *
> + (cntrlr % NV_CNTRLR_SHARE_INIT)) - channel - 1);
> +}
> +
> +static inline u8 nv_sgpio_tx_port_offset(struct ata_port *ap)
> +{
> + u8 cntrlr = nv_sgpio_get_func(ap->host_set);
> + return (nv_sgpio_calc_tx_offset(cntrlr, ap->port_no));
> +}
> +
> +static inline bool nv_sgpio_capable(const struct pci_device_id *ent)
> +{
> + if (ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2)
> + return 1;
> + else
> + return 0;
> +}
> static int nv_init_one (struct pci_dev *pdev, const struct
> pci_device_id *ent);
> static void nv_ck804_host_stop(struct ata_host_set *host_set);
> static irqreturn_t nv_generic_interrupt(int irq, void *dev_instance,
> @@ -90,7 +259,10 @@
> struct pt_regs *regs);
> static u32 nv_scr_read (struct ata_port *ap, unsigned int sc_reg);
> static void nv_scr_write (struct ata_port *ap, unsigned int sc_reg, u32
> val);
> -
> +static void nv_host_stop (struct ata_host_set *host_set);
> +static int nv_port_start(struct ata_port *ap);
> +static void nv_port_stop(struct ata_port *ap);
> +static int nv_qc_issue(struct ata_queued_cmd *qc);
> static void nv_nf2_freeze(struct ata_port *ap);
> static void nv_nf2_thaw(struct ata_port *ap);
> static void nv_ck804_freeze(struct ata_port *ap);
> @@ -147,6 +319,27 @@
> { 0, } /* terminate list */
> };
>
> +struct nv_host
> +{
> + unsigned long host_flags;
> + struct nv_host_sgpio host_sgpio;
> +};
> +
> +struct nv_port
> +{
> + struct nv_port_sgpio port_sgpio;
> +};
> +
> +// SGPIO function prototypes
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost);
> +static void nv_sgpio_reset(u8 *pcsr);
> +static void nv_sgpio_set_timer(struct timer_list *ptimer,
> + unsigned int timeout_msec);
> +static void nv_sgpio_timer_handler(unsigned long ptr);
> +static void nv_sgpio_host_cleanup(struct nv_host *host);
> +static bool nv_sgpio_update_led(struct nv_sgpio_led *led, bool
> *on_off);
> +static void nv_sgpio_clear_all_leds(struct ata_port *ap);
> +static bool nv_sgpio_send_cmd(struct nv_host *host, u8 cmd);
> static struct pci_driver nv_pci_driver = {
> .name = DRV_NAME,
> .id_table = nv_pci_tbl,
> @@ -184,7 +377,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = ata_bmdma_freeze,
> .thaw = ata_bmdma_thaw,
> .error_handler = nv_error_handler,
> @@ -194,9 +387,9 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> - .host_stop = ata_pci_host_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> + .host_stop = nv_host_stop,
> };
>
> static const struct ata_port_operations nv_nf2_ops = {
> @@ -211,7 +404,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = nv_nf2_freeze,
> .thaw = nv_nf2_thaw,
> .error_handler = nv_error_handler,
> @@ -221,9 +414,9 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> - .host_stop = ata_pci_host_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> + .host_stop = nv_host_stop,
> };
>
> static const struct ata_port_operations nv_ck804_ops = {
> @@ -238,7 +431,7 @@
> .bmdma_stop = ata_bmdma_stop,
> .bmdma_status = ata_bmdma_status,
> .qc_prep = ata_qc_prep,
> - .qc_issue = ata_qc_issue_prot,
> + .qc_issue = nv_qc_issue,
> .freeze = nv_ck804_freeze,
> .thaw = nv_ck804_thaw,
> .error_handler = nv_error_handler,
> @@ -248,8 +441,8 @@
> .irq_clear = ata_bmdma_irq_clear,
> .scr_read = nv_scr_read,
> .scr_write = nv_scr_write,
> - .port_start = ata_port_start,
> - .port_stop = ata_port_stop,
> + .port_start = nv_port_start,
> + .port_stop = nv_port_stop,
> .host_stop = nv_ck804_host_stop,
> };
>
> @@ -480,10 +673,10 @@
> ata_bmdma_drive_eh(ap, ata_std_prereset, ata_std_softreset,
> nv_hardreset, ata_std_postreset);
> }
> -
> static int nv_init_one (struct pci_dev *pdev, const struct
> pci_device_id *ent)
> {
> static int printed_version = 0;
> + struct nv_host *host;
> struct ata_port_info *ppi;
> struct ata_probe_ent *probe_ent;
> int pci_dev_busy = 0;
> @@ -525,6 +718,13 @@
> if (!probe_ent)
> goto err_out_regions;
>
> + host = kmalloc(sizeof(struct nv_host), GFP_KERNEL);
> + if (!host)
> + goto err_out_free_ent;
> +
> + memset(host, 0, sizeof(struct nv_host));
Please use kzalloc().
> +static int nv_port_start(struct ata_port *ap)
> +{
> + int stat;
> + struct nv_port *port;
> +
> + stat = ata_port_start(ap);
> + if (stat) {
> + return stat;
> + }
useless braces.
> +
> + port = kmalloc(sizeof(struct nv_port), GFP_KERNEL);
> + if (!port)
> + goto err_out_no_free;
> +
> + memset(port, 0, sizeof(struct nv_port));
Please use kzalloc again.
> + return (ata_qc_issue_prot(qc));
no need for braces around the return value.
> +static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost)
> +{
> + u16 csr_add;
> + u32 cb_add, temp32;
> + struct device *dev = pci_dev_to_dev(pdev);
> + struct ata_host_set *host_set = dev_get_drvdata(dev);
> + u8 pro=0;
missing spacezs around the =.
> + if (!(pro&0x40))
Again missing spaces. Please take another look at Documentation/CodingStyle
for the preferred linux style.
> + return;
> +
> + temp32 = csr_add;
> + phost->host_sgpio.pcsr = (void *)temp32;
> + phost->host_sgpio.pcb = phys_to_virt(cb_add);
Use of phys_to_virt is generally a bug. What are you trying to do here?
> +
> + if (phost->host_sgpio.pcb->nvcr.bit.init_cnt!=0x2 ||
> phost->host_sgpio.pcb->nvcr.bit.cbver!=0x0)
in addition to the whitespace damage this line is far too long,
please break it up.
<skipping the rest of the file for now until it's made a little more
readable>
^ permalink raw reply [flat|nested] 15+ messages in thread
* [PATCH] SCSI: Add the SGPIO support for sata_nv.c
[not found] <15F501D1A78BD343BE8F4D8DB854566B059FE0B3@hkemmail01.nvidia.com>
@ 2006-10-31 8:43 ` Peer Chen
2006-10-31 10:40 ` Christoph Hellwig
2006-11-01 1:39 ` Jeff Garzik
0 siblings, 2 replies; 15+ messages in thread
From: Peer Chen @ 2006-10-31 8:43 UTC (permalink / raw)
To: jeff, linux-kernel, linux-ide; +Cc: Kuan Luo
The following SGPIO patch for sata_nv.c is based on 2.6.18 kernel.
Signed-off by: Kuan Luo <kluo@nvidia.com>
--- linux-2.6.18/drivers/scsi/sata_nv.c.orig 2006-10-08
17:20:07.000000000 +0800
+++ linux-2.6.18/drivers/scsi/sata_nv.c 2006-10-13 11:12:01.000000000
+0800
@@ -80,6 +80,175 @@
NV_MCP_SATA_CFG_20_SATA_SPACE_EN = 0x04,
};
+//sgpio
+// Sgpio defines
+// SGPIO state defines
+#define NV_SGPIO_STATE_RESET 0
+#define NV_SGPIO_STATE_OPERATIONAL 1
+#define NV_SGPIO_STATE_ERROR 2
+
+// SGPIO command opcodes
+#define NV_SGPIO_CMD_RESET 0
+#define NV_SGPIO_CMD_READ_PARAMS 1
+#define NV_SGPIO_CMD_READ_DATA 2
+#define NV_SGPIO_CMD_WRITE_DATA 3
+
+// SGPIO command status defines
+#define NV_SGPIO_CMD_OK 0
+#define NV_SGPIO_CMD_ACTIVE 1
+#define NV_SGPIO_CMD_ERR 2
+
+#define NV_SGPIO_UPDATE_TICK 90
+#define NV_SGPIO_MIN_UPDATE_DELTA 33
+#define NV_CNTRLR_SHARE_INIT 2
+#define NV_SGPIO_MAX_ACTIVITY_ON 20
+#define NV_SGPIO_MIN_FORCE_OFF 5
+#define NV_SGPIO_PCI_CSR_OFFSET 0x58
+#define NV_SGPIO_PCI_CB_OFFSET 0x5C
+#define NV_SGPIO_DFLT_CB_SIZE 256
+#define NV_ON 1
+#define NV_OFF 0
+#ifndef bool
+#define bool u8
+#endif
+
+
+#define BF_EXTRACT(v, off, bc) \
+ ((((u8)(v)) >> (off)) & ((1 << (bc)) - 1))
+
+#define BF_INS(v, ins, off, bc) \
+ (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
+ (((u8)(ins)) << (off)))
+
+#define BF_EXTRACT_U32(v, off, bc) \
+ ((((u32)(v)) >> (off)) & ((1 << (bc)) - 1))
+
+#define BF_INS_U32(v, ins, off, bc) \
+ (((v) & ~((((1 << (bc)) - 1)) << (off))) | \
+ (((u32)(ins)) << (off)))
+
+#define GET_SGPIO_STATUS(v) BF_EXTRACT(v, 0, 2)
+#define GET_CMD_STATUS(v) BF_EXTRACT(v, 3, 2)
+#define GET_CMD(v) BF_EXTRACT(v, 5, 3)
+#define SET_CMD(v, cmd) BF_INS(v, cmd, 5, 3)
+
+#define GET_ENABLE(v) BF_EXTRACT_U32(v, 23, 1)
+#define SET_ENABLE(v) BF_INS_U32(v, 1, 23, 1)
+
+// Needs to have a u8 bit-field insert.
+#define GET_ACTIVITY(v) BF_EXTRACT(v, 5, 3)
+#define SET_ACTIVITY(v, on_off) BF_INS(v, on_off, 5, 3)
+
+union nv_sgpio_nvcr
+{
+ struct {
+ u8 init_cnt;
+ u8 cb_size;
+ u8 cbver;
+ u8 rsvd;
+ } bit;
+ u32 all;
+};
+
+union nv_sgpio_tx
+{
+ u8 tx_port[4];
+ u32 all;
+};
+
+struct nv_sgpio_cb
+{
+ u64 scratch_space;
+ union nv_sgpio_nvcr nvcr;
+ u32 cr0;
+ u32 rsvd[4];
+ union nv_sgpio_tx tx[2];
+};
+
+struct nv_sgpio_host_share
+{
+ spinlock_t *plock;
+ unsigned long *ptstamp;
+};
+
+struct nv_sgpio_host_flags
+{
+ u8 sgpio_enabled:1;
+ u8 need_update:1;
+ u8 rsvd:6;
+};
+
+struct nv_host_sgpio
+{
+ struct nv_sgpio_host_flags flags;
+ u8 *pcsr;
+ struct nv_sgpio_cb *pcb;
+ struct nv_sgpio_host_share share;
+ struct timer_list sgpio_timer;
+};
+
+struct nv_sgpio_port_flags
+{
+ u8 last_state:1;
+ u8 recent_activity:1;
+ u8 rsvd:6;
+};
+
+struct nv_sgpio_led
+{
+ struct nv_sgpio_port_flags flags;
+ u8 force_off;
+ u8 last_cons_active;
+};
+
+struct nv_port_sgpio
+{
+ struct nv_sgpio_led activity;
+};
+
+static spinlock_t nv_sgpio_lock;
+static unsigned long nv_sgpio_tstamp;
+
+static inline void nv_sgpio_set_csr(u8 csr, unsigned long pcsr)
+{
+ outb(csr, pcsr);
+}
+
+static inline u8 nv_sgpio_get_csr(unsigned long pcsr)
+{
+ return inb(pcsr);
+}
+
+static inline u8 nv_sgpio_get_func(struct ata_host_set *host_set)
+{
+ u8 devfn = (to_pci_dev(host_set->dev))->devfn;
+ return (PCI_FUNC(devfn));
+}
+
+static inline u8 nv_sgpio_tx_host_offset(struct ata_host_set *host_set)
+{
+ return (nv_sgpio_get_func(host_set)/NV_CNTRLR_SHARE_INIT);
+}
+
+static inline u8 nv_sgpio_calc_tx_offset(u8 cntrlr, u8 channel)
+{
+ return (sizeof(union nv_sgpio_tx) - (NV_CNTRLR_SHARE_INIT *
+ (cntrlr % NV_CNTRLR_SHARE_INIT)) - channel - 1);
+}
+
+static inline u8 nv_sgpio_tx_port_offset(struct ata_port *ap)
+{
+ u8 cntrlr = nv_sgpio_get_func(ap->host_set);
+ return (nv_sgpio_calc_tx_offset(cntrlr, ap->port_no));
+}
+
+static inline bool nv_sgpio_capable(const struct pci_device_id *ent)
+{
+ if (ent->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SATA2)
+ return 1;
+ else
+ return 0;
+}
static int nv_init_one (struct pci_dev *pdev, const struct
pci_device_id *ent);
static void nv_ck804_host_stop(struct ata_host_set *host_set);
static irqreturn_t nv_generic_interrupt(int irq, void *dev_instance,
@@ -90,7 +259,10 @@
struct pt_regs *regs);
static u32 nv_scr_read (struct ata_port *ap, unsigned int sc_reg);
static void nv_scr_write (struct ata_port *ap, unsigned int sc_reg, u32
val);
-
+static void nv_host_stop (struct ata_host_set *host_set);
+static int nv_port_start(struct ata_port *ap);
+static void nv_port_stop(struct ata_port *ap);
+static int nv_qc_issue(struct ata_queued_cmd *qc);
static void nv_nf2_freeze(struct ata_port *ap);
static void nv_nf2_thaw(struct ata_port *ap);
static void nv_ck804_freeze(struct ata_port *ap);
@@ -147,6 +319,27 @@
{ 0, } /* terminate list */
};
+struct nv_host
+{
+ unsigned long host_flags;
+ struct nv_host_sgpio host_sgpio;
+};
+
+struct nv_port
+{
+ struct nv_port_sgpio port_sgpio;
+};
+
+// SGPIO function prototypes
+static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost);
+static void nv_sgpio_reset(u8 *pcsr);
+static void nv_sgpio_set_timer(struct timer_list *ptimer,
+ unsigned int timeout_msec);
+static void nv_sgpio_timer_handler(unsigned long ptr);
+static void nv_sgpio_host_cleanup(struct nv_host *host);
+static bool nv_sgpio_update_led(struct nv_sgpio_led *led, bool
*on_off);
+static void nv_sgpio_clear_all_leds(struct ata_port *ap);
+static bool nv_sgpio_send_cmd(struct nv_host *host, u8 cmd);
static struct pci_driver nv_pci_driver = {
.name = DRV_NAME,
.id_table = nv_pci_tbl,
@@ -184,7 +377,7 @@
.bmdma_stop = ata_bmdma_stop,
.bmdma_status = ata_bmdma_status,
.qc_prep = ata_qc_prep,
- .qc_issue = ata_qc_issue_prot,
+ .qc_issue = nv_qc_issue,
.freeze = ata_bmdma_freeze,
.thaw = ata_bmdma_thaw,
.error_handler = nv_error_handler,
@@ -194,9 +387,9 @@
.irq_clear = ata_bmdma_irq_clear,
.scr_read = nv_scr_read,
.scr_write = nv_scr_write,
- .port_start = ata_port_start,
- .port_stop = ata_port_stop,
- .host_stop = ata_pci_host_stop,
+ .port_start = nv_port_start,
+ .port_stop = nv_port_stop,
+ .host_stop = nv_host_stop,
};
static const struct ata_port_operations nv_nf2_ops = {
@@ -211,7 +404,7 @@
.bmdma_stop = ata_bmdma_stop,
.bmdma_status = ata_bmdma_status,
.qc_prep = ata_qc_prep,
- .qc_issue = ata_qc_issue_prot,
+ .qc_issue = nv_qc_issue,
.freeze = nv_nf2_freeze,
.thaw = nv_nf2_thaw,
.error_handler = nv_error_handler,
@@ -221,9 +414,9 @@
.irq_clear = ata_bmdma_irq_clear,
.scr_read = nv_scr_read,
.scr_write = nv_scr_write,
- .port_start = ata_port_start,
- .port_stop = ata_port_stop,
- .host_stop = ata_pci_host_stop,
+ .port_start = nv_port_start,
+ .port_stop = nv_port_stop,
+ .host_stop = nv_host_stop,
};
static const struct ata_port_operations nv_ck804_ops = {
@@ -238,7 +431,7 @@
.bmdma_stop = ata_bmdma_stop,
.bmdma_status = ata_bmdma_status,
.qc_prep = ata_qc_prep,
- .qc_issue = ata_qc_issue_prot,
+ .qc_issue = nv_qc_issue,
.freeze = nv_ck804_freeze,
.thaw = nv_ck804_thaw,
.error_handler = nv_error_handler,
@@ -248,8 +441,8 @@
.irq_clear = ata_bmdma_irq_clear,
.scr_read = nv_scr_read,
.scr_write = nv_scr_write,
- .port_start = ata_port_start,
- .port_stop = ata_port_stop,
+ .port_start = nv_port_start,
+ .port_stop = nv_port_stop,
.host_stop = nv_ck804_host_stop,
};
@@ -480,10 +673,10 @@
ata_bmdma_drive_eh(ap, ata_std_prereset, ata_std_softreset,
nv_hardreset, ata_std_postreset);
}
-
static int nv_init_one (struct pci_dev *pdev, const struct
pci_device_id *ent)
{
static int printed_version = 0;
+ struct nv_host *host;
struct ata_port_info *ppi;
struct ata_probe_ent *probe_ent;
int pci_dev_busy = 0;
@@ -525,6 +718,13 @@
if (!probe_ent)
goto err_out_regions;
+ host = kmalloc(sizeof(struct nv_host), GFP_KERNEL);
+ if (!host)
+ goto err_out_free_ent;
+
+ memset(host, 0, sizeof(struct nv_host));
+
+ probe_ent->private_data = host;
probe_ent->mmio_base = pci_iomap(pdev, 5, 0);
if (!probe_ent->mmio_base) {
rc = -EIO;
@@ -550,6 +750,8 @@
rc = ata_device_add(probe_ent);
if (rc != NV_PORTS)
goto err_out_iounmap;
+ if (nv_sgpio_capable(ent))
+ nv_sgpio_init(pdev, host);
kfree(probe_ent);
@@ -568,12 +770,56 @@
return rc;
}
+static int nv_port_start(struct ata_port *ap)
+{
+ int stat;
+ struct nv_port *port;
+
+ stat = ata_port_start(ap);
+ if (stat) {
+ return stat;
+ }
+
+ port = kmalloc(sizeof(struct nv_port), GFP_KERNEL);
+ if (!port)
+ goto err_out_no_free;
+
+ memset(port, 0, sizeof(struct nv_port));
+
+ ap->private_data = port;
+ return 0;
+
+err_out_no_free:
+ return 1;
+}
+
+static void nv_port_stop(struct ata_port *ap)
+{
+ nv_sgpio_clear_all_leds(ap);
+
+ if (ap->private_data) {
+ kfree(ap->private_data);
+ ap->private_data = NULL;
+ }
+ ata_port_stop(ap);
+}
+
+static int nv_qc_issue(struct ata_queued_cmd *qc)
+{
+ struct nv_port *port = qc->ap->private_data;
+
+ if (port)
+ port->port_sgpio.activity.flags.recent_activity = 1;
+ return (ata_qc_issue_prot(qc));
+}
static void nv_ck804_host_stop(struct ata_host_set *host_set)
{
+ struct nv_host *host = host_set->private_data;
struct pci_dev *pdev = to_pci_dev(host_set->dev);
u8 regval;
/* disable SATA space for CK804 */
+ nv_sgpio_host_cleanup(host);
pci_read_config_byte(pdev, NV_MCP_SATA_CFG_20, ®val);
regval &= ~NV_MCP_SATA_CFG_20_SATA_SPACE_EN;
pci_write_config_byte(pdev, NV_MCP_SATA_CFG_20, regval);
@@ -581,6 +827,277 @@
ata_pci_host_stop(host_set);
}
+static void nv_host_stop (struct ata_host_set *host_set)
+{
+ struct nv_host *host = host_set->private_data;
+
+
+ nv_sgpio_host_cleanup(host);
+ kfree(host);
+ ata_pci_host_stop(host_set);
+
+}
+
+static void nv_sgpio_init(struct pci_dev *pdev, struct nv_host *phost)
+{
+ u16 csr_add;
+ u32 cb_add, temp32;
+ struct device *dev = pci_dev_to_dev(pdev);
+ struct ata_host_set *host_set = dev_get_drvdata(dev);
+ u8 pro=0;
+
+ pci_read_config_word(pdev, NV_SGPIO_PCI_CSR_OFFSET, &csr_add);
+ pci_read_config_dword(pdev, NV_SGPIO_PCI_CB_OFFSET, &cb_add);
+ pci_read_config_byte(pdev, 0xA4, &pro);
+
+ if (csr_add == 0 || cb_add == 0)
+ return;
+
+ if (!(pro&0x40))
+ return;
+
+ temp32 = csr_add;
+ phost->host_sgpio.pcsr = (void *)temp32;
+ phost->host_sgpio.pcb = phys_to_virt(cb_add);
+
+ if (phost->host_sgpio.pcb->nvcr.bit.init_cnt!=0x2 ||
phost->host_sgpio.pcb->nvcr.bit.cbver!=0x0)
+ return;
+
+ if (temp32 <=0x200 || temp32 >=0xFFFE )
+ return;
+
+ if (cb_add<=0x80000 || cb_add>=0x9FC00)
+ return;
+
+ if (phost->host_sgpio.pcb->scratch_space == 0) {
+ spin_lock_init(&nv_sgpio_lock);
+ phost->host_sgpio.share.plock = &nv_sgpio_lock;
+ phost->host_sgpio.share.ptstamp = &nv_sgpio_tstamp;
+ phost->host_sgpio.pcb->scratch_space =
+ (unsigned long)&phost->host_sgpio.share;
+ spin_lock(phost->host_sgpio.share.plock);
+ nv_sgpio_reset(phost->host_sgpio.pcsr);
+ phost->host_sgpio.pcb->cr0 =
+ SET_ENABLE(phost->host_sgpio.pcb->cr0);
+
+ spin_unlock(phost->host_sgpio.share.plock);
+ }
+
+ phost->host_sgpio.share =
+ *(struct nv_sgpio_host_share *)(unsigned long)
+ phost->host_sgpio.pcb->scratch_space;
+ phost->host_sgpio.flags.sgpio_enabled = 1;
+
+ init_timer(&phost->host_sgpio.sgpio_timer);
+ phost->host_sgpio.sgpio_timer.data = (unsigned long)host_set;
+ nv_sgpio_set_timer(&phost->host_sgpio.sgpio_timer,
+ NV_SGPIO_UPDATE_TICK);
+}
+
+static void nv_sgpio_set_timer(struct timer_list *ptimer, unsigned int
timeout_msec)
+{
+ if (!ptimer)
+ return;
+ ptimer->function = nv_sgpio_timer_handler;
+ ptimer->expires = msecs_to_jiffies(timeout_msec) + jiffies;
+ add_timer(ptimer);
+}
+
+static void nv_sgpio_timer_handler(unsigned long context)
+{
+
+ struct ata_host_set *host_set = (struct ata_host_set *)context;
+ struct nv_host *host;
+ u8 count, host_offset, port_offset;
+ union nv_sgpio_tx tx;
+ bool on_off;
+ unsigned long mask = 0xFFFF;
+ struct nv_port *port;
+
+ if (!host_set)
+ goto err_out;
+ else
+ host = (struct nv_host *)host_set->private_data;
+
+ if (!host->host_sgpio.flags.sgpio_enabled)
+ goto err_out;
+
+ host_offset = nv_sgpio_tx_host_offset(host_set);
+
+ spin_lock(host->host_sgpio.share.plock);
+ tx = host->host_sgpio.pcb->tx[host_offset];
+ spin_unlock(host->host_sgpio.share.plock);
+
+ for (count = 0; count < host_set->n_ports; count++) {
+ struct ata_port *ap;
+
+ ap = host_set->ports[count];
+
+ if (!(ap && !(ap->flags & ATA_FLAG_DISABLED)))
+ continue;
+
+ port = (struct nv_port *)ap->private_data;
+ if (!port)
+ continue;
+ port_offset = nv_sgpio_tx_port_offset(ap);
+ on_off = GET_ACTIVITY(tx.tx_port[port_offset]);
+ if (nv_sgpio_update_led(&port->port_sgpio.activity,
&on_off)) {
+ tx.tx_port[port_offset] =
+ SET_ACTIVITY(tx.tx_port[port_offset],
on_off);
+ host->host_sgpio.flags.need_update = 1;
+ }
+ }
+
+
+ if (host->host_sgpio.flags.need_update) {
+ spin_lock(host->host_sgpio.share.plock);
+ if (nv_sgpio_get_func(host_set)
+ % NV_CNTRLR_SHARE_INIT == 0) {
+ host->host_sgpio.pcb->tx[host_offset].all &=
mask;
+ mask = mask << 16;
+ tx.all &= mask;
+ } else {
+ tx.all &= mask;
+ mask = mask << 16;
+ host->host_sgpio.pcb->tx[host_offset].all &=
mask;
+ }
+ host->host_sgpio.pcb->tx[host_offset].all |= tx.all;
+ spin_unlock(host->host_sgpio.share.plock);
+
+ if (nv_sgpio_send_cmd(host, NV_SGPIO_CMD_WRITE_DATA)) {
+ host->host_sgpio.flags.need_update = 0;
+ return;
+ }
+ } else {
+ nv_sgpio_set_timer(&host->host_sgpio.sgpio_timer,
+ NV_SGPIO_UPDATE_TICK);
+ }
+err_out:
+ return;
+}
+
+static bool nv_sgpio_send_cmd(struct nv_host *host, u8 cmd)
+{
+ u8 csr;
+ unsigned long *ptstamp;
+
+ spin_lock(host->host_sgpio.share.plock);
+ ptstamp = host->host_sgpio.share.ptstamp;
+ if (jiffies_to_msecs(jiffies - *ptstamp) >=
NV_SGPIO_MIN_UPDATE_DELTA) {
+ csr = nv_sgpio_get_csr((unsigned
long)host->host_sgpio.pcsr);
+ if ((GET_SGPIO_STATUS(csr) !=
NV_SGPIO_STATE_OPERATIONAL) ||
+ (GET_CMD_STATUS(csr) == NV_SGPIO_CMD_ACTIVE)) {
+
+ } else {
+ host->host_sgpio.pcb->cr0 =
+ SET_ENABLE(host->host_sgpio.pcb->cr0);
+ csr = 0;
+ csr = SET_CMD(csr, cmd);
+ nv_sgpio_set_csr(csr,
+ (unsigned long)host->host_sgpio.pcsr);
+ *ptstamp = jiffies;
+ }
+ spin_unlock(host->host_sgpio.share.plock);
+ nv_sgpio_set_timer(&host->host_sgpio.sgpio_timer,
+ NV_SGPIO_UPDATE_TICK);
+ return 1;
+ } else {
+ spin_unlock(host->host_sgpio.share.plock);
+ nv_sgpio_set_timer(&host->host_sgpio.sgpio_timer,
+ (NV_SGPIO_MIN_UPDATE_DELTA -
+ jiffies_to_msecs(jiffies - *ptstamp)));
+ return 0;
+ }
+}
+
+static bool nv_sgpio_update_led(struct nv_sgpio_led *led, bool *on_off)
+{
+ bool need_update = 0;
+
+ if (led->force_off > 0) {
+ led->force_off--;
+ } else if (led->flags.recent_activity ^ led->flags.last_state) {
+ *on_off = led->flags.recent_activity;
+ led->flags.last_state = led->flags.recent_activity;
+ need_update = 1;
+ } else if ((led->flags.recent_activity & led->flags.last_state)
&&
+ (led->last_cons_active >= NV_SGPIO_MAX_ACTIVITY_ON)) {
+ *on_off = NV_OFF;
+ led->flags.last_state = NV_OFF;
+ led->force_off = NV_SGPIO_MIN_FORCE_OFF;
+ need_update = 1;
+ }
+
+ if (*on_off)
+ led->last_cons_active++;
+ else
+ led->last_cons_active = 0;
+
+ led->flags.recent_activity = 0;
+ return need_update;
+}
+
+static void nv_sgpio_reset(u8 *pcsr)
+{
+ u8 csr;
+
+ csr = nv_sgpio_get_csr((unsigned long)pcsr);
+ if (GET_SGPIO_STATUS(csr) == NV_SGPIO_STATE_RESET) {
+ csr = 0;
+ csr = SET_CMD(csr, NV_SGPIO_CMD_RESET);
+ nv_sgpio_set_csr(csr, (unsigned long)pcsr);
+ }
+ csr = 0;
+ csr = SET_CMD(csr, NV_SGPIO_CMD_READ_PARAMS);
+ nv_sgpio_set_csr(csr, (unsigned long)pcsr);
+}
+
+static void nv_sgpio_host_cleanup(struct nv_host *host)
+{
+ u8 csr;
+
+ if (!host)
+ return;
+
+ if (host->host_sgpio.flags.sgpio_enabled) {
+ spin_lock(host->host_sgpio.share.plock);
+ host->host_sgpio.pcb->cr0 =
SET_ENABLE(host->host_sgpio.pcb->cr0);
+ csr = 0;
+ csr = SET_CMD(csr, NV_SGPIO_CMD_WRITE_DATA);
+ nv_sgpio_set_csr(csr,(unsigned
long)host->host_sgpio.pcsr);
+ spin_unlock(host->host_sgpio.share.plock);
+
+ if (timer_pending(&host->host_sgpio.sgpio_timer))
+ del_timer(&host->host_sgpio.sgpio_timer);
+ host->host_sgpio.flags.sgpio_enabled = 0;
+ host->host_sgpio.pcb->scratch_space = 0;
+ }
+}
+
+static void nv_sgpio_clear_all_leds(struct ata_port *ap)
+{
+ struct nv_port *port = ap->private_data;
+ struct nv_host *host;
+ u8 host_offset, port_offset;
+
+ if (!port || !ap->host_set)
+ return;
+ if (!ap->host_set->private_data)
+ return;
+
+ host = ap->host_set->private_data;
+ if (!host->host_sgpio.flags.sgpio_enabled)
+ return;
+
+ host_offset = nv_sgpio_tx_host_offset(ap->host_set);
+ port_offset = nv_sgpio_tx_port_offset(ap);
+
+ spin_lock(host->host_sgpio.share.plock);
+ host->host_sgpio.pcb->tx[host_offset].tx_port[port_offset] = 0;
+ host->host_sgpio.flags.need_update = 1;
+ spin_unlock(host->host_sgpio.share.plock);
+}
+
static int __init nv_init(void)
{
return pci_module_init(&nv_pci_driver);
Best Regards,
Kuan luo
MCP Driver - Shanghai ZPK
Tel: 86 21 61041936
kluo@nvidia.com
-----------------------------------------------------------------------------------
This email message is for the sole use of the intended recipient(s) and may contain
confidential information. Any unauthorized review, use, disclosure or distribution
is prohibited. If you are not the intended recipient, please contact the sender by
reply email and destroy all copies of the original message.
-----------------------------------------------------------------------------------
^ permalink raw reply [flat|nested] 15+ messages in thread
end of thread, other threads:[~2009-01-18 9:20 UTC | newest]
Thread overview: 15+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2006-11-17 8:36 [PATCH] SCSI: Add the SGPIO support for sata_nv.c Peer Chen
2006-11-17 15:06 ` Heikki Orsila
2006-11-17 18:04 ` Jeff Garzik
2006-11-20 2:20 ` Peer Chen
2007-01-31 23:21 ` Kristen Carlson Accardi
2007-02-01 19:55 ` Andy Currid
2007-02-01 21:49 ` Kristen Carlson Accardi
[not found] <45A377D2.60401@garzik.org>
2007-01-10 2:50 ` Robert Hancock
[not found] <15F501D1A78BD343BE8F4D8DB854566B059FE0B3@hkemmail01.nvidia.com>
2006-10-31 8:43 ` Peer Chen
2006-10-31 10:40 ` Christoph Hellwig
2006-10-31 12:37 ` Prakash Punnoor
2006-11-07 9:55 ` Peer Chen
2007-11-07 4:09 ` Yinghai Lu
2009-01-18 9:20 ` Yinghai Lu
2006-11-01 1:39 ` Jeff Garzik
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).