LKML Archive on lore.kernel.org
help / color / mirror / Atom feed
* [PATCH v4 0/5] powerpc8xx: Further optimisation of TLB handling
@ 2015-02-04 14:49 Christophe Leroy
0 siblings, 0 replies; only message in thread
From: Christophe Leroy @ 2015-02-04 14:49 UTC (permalink / raw)
To: Benjamin Herrenschmidt, Paul Mackerras, Michael Ellerman, scottwood
Cc: linux-kernel, linuxppc-dev, Joakim Tjernlund
This patchset provides a further optimisation of TLB handling in the 8xx.
Changes are:
- Not saving registers like CR when not needed
- Adding support to any TASK_SIZE
Patchset:
01 - powerpc/8xx: macro for handling CPU15 errata
02 - powerpc/8xx: Handle CR out of exception PROLOG/EPILOG
03 - powerpc/8xx: dont save CR in SCRATCH registers
04 - powerpc/8xx: Use SPRG2 instead of DAR for saving r3
05 - powerpc/8xx: Add support for TASK_SIZE greater than 0x80000000
All changes have been successfully tested on MPC885
Signed-off-by: Christophe Leroy <christophe.leroy@c-s.fr>
Tested-by: Christophe Leroy <christophe.leroy@c-s.fr>
---
v3: 01-06 no change ; 07-11 changed
v4: 01-06 removed (already in scootwood.git next) ; 07-11 renamed 01-05 and respined against scootwood.git next
arch/powerpc/kernel/head_8xx.S | 79 +++++++++++++++++++++++++++---------------
1 file changed, 51 insertions(+), 28 deletions(-)
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2015-02-04 14:49 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-02-04 14:49 [PATCH v4 0/5] powerpc8xx: Further optimisation of TLB handling Christophe Leroy
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).