LKML Archive on lore.kernel.org
help / color / mirror / Atom feed
From: Jiaxun Yang <jiaxun.yang@flygoat.com>
To: jhogan@kernel.org
Cc: chenhc@lemote.com, linux-mips@linux-mips.org,
linux-kernel@vger.kernel.org,
Jiaxun Yang <jiaxun.yang@flygoat.com>
Subject: [PATCH 1/2] MIPS: Introduce has_cpu_mips*_user in cpu-features.h
Date: Wed, 21 Mar 2018 22:53:03 +0800 [thread overview]
Message-ID: <20180321145304.4639-1-jiaxun.yang@flygoat.com> (raw)
Some processors support user mode instructions ISA level witch is
different with the ISA level it should be treated in kernel, such
as Loongson 3A1000 3B1000 3A1500 3B1500 support all mips64r2 user
mode instructions however, they should be treated as mips64r1 in
kernel.
So we introduce has_cpu_mips*_user to decide witch level should be
displayed in cpuinfo to prevent misleading userspace programs.
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
---
arch/mips/include/asm/cpu-features.h | 39 ++++++++++++++++++++++++++++++++++++
arch/mips/kernel/proc.c | 22 ++++++++++----------
2 files changed, 50 insertions(+), 11 deletions(-)
diff --git a/arch/mips/include/asm/cpu-features.h b/arch/mips/include/asm/cpu-features.h
index 721b698bfe3c..0eff1956e229 100644
--- a/arch/mips/include/asm/cpu-features.h
+++ b/arch/mips/include/asm/cpu-features.h
@@ -251,6 +251,45 @@
# define cpu_has_mips64r6 (cpu_data[0].isa_level & MIPS_CPU_ISA_M64R6)
#endif
+/*
+ * For the CPU that has a user mode instructions ISA level witch is different
+ * from the ISA level it should be treated in kernel, this ISA level will
+ * be displayed in cpuinfo as a reference for userspace programs.
+ */
+#ifndef cpu_has_mips_1_user
+# define cpu_has_mips_1_user (cpu_has_mips_1)
+#endif
+#ifndef cpu_has_mips_2_user
+# define cpu_has_mips_2_user (cpu_has_mips_2)
+#endif
+#ifndef cpu_has_mips_3_user
+# define cpu_has_mips_3_user (cpu_has_mips_3)
+#endif
+#ifndef cpu_has_mips_4_user
+# define cpu_has_mips_4_user (cpu_has_mips_4)
+#endif
+#ifndef cpu_has_mips_5_user
+# define cpu_has_mips_5_user (cpu_has_mips_5)
+#endif
+#ifndef cpu_has_mips32r1_user
+# define cpu_has_mips32r1_user (cpu_has_mips32r1)
+#endif
+#ifndef cpu_has_mips32r2_user
+# define cpu_has_mips32r2_user (cpu_has_mips32r2)
+#endif
+#ifndef cpu_has_mips32r6_user
+# define cpu_has_mips32r6_user (cpu_has_mips32r6)
+#endif
+#ifndef cpu_has_mips64r1_user
+# define cpu_has_mips64r1_user (cpu_has_mips64r1)
+#endif
+#ifndef cpu_has_mips64r2_user
+# define cpu_has_mips64r2_user (cpu_has_mips64r2)
+#endif
+#ifndef cpu_has_mips64r6_user
+# define cpu_has_mips64r6_user (cpu_has_mips64r6)
+#endif
+
/*
* Shortcuts ...
*/
diff --git a/arch/mips/kernel/proc.c b/arch/mips/kernel/proc.c
index b2de408a259e..65a9a695af3c 100644
--- a/arch/mips/kernel/proc.c
+++ b/arch/mips/kernel/proc.c
@@ -84,27 +84,27 @@ static int show_cpuinfo(struct seq_file *m, void *v)
}
seq_printf(m, "isa\t\t\t:");
- if (cpu_has_mips_1)
+ if (cpu_has_mips_1_user)
seq_printf(m, " mips1");
- if (cpu_has_mips_2)
+ if (cpu_has_mips_2_user)
seq_printf(m, "%s", " mips2");
- if (cpu_has_mips_3)
+ if (cpu_has_mips_3_user)
seq_printf(m, "%s", " mips3");
- if (cpu_has_mips_4)
+ if (cpu_has_mips_4_user)
seq_printf(m, "%s", " mips4");
- if (cpu_has_mips_5)
+ if (cpu_has_mips_5_user)
seq_printf(m, "%s", " mips5");
- if (cpu_has_mips32r1)
+ if (cpu_has_mips32r1_user)
seq_printf(m, "%s", " mips32r1");
- if (cpu_has_mips32r2)
+ if (cpu_has_mips32r2_user)
seq_printf(m, "%s", " mips32r2");
- if (cpu_has_mips32r6)
+ if (cpu_has_mips32r6_user)
seq_printf(m, "%s", " mips32r6");
- if (cpu_has_mips64r1)
+ if (cpu_has_mips64r1_user)
seq_printf(m, "%s", " mips64r1");
- if (cpu_has_mips64r2)
+ if (cpu_has_mips64r2_user)
seq_printf(m, "%s", " mips64r2");
- if (cpu_has_mips64r6)
+ if (cpu_has_mips64r6_user)
seq_printf(m, "%s", " mips64r6");
seq_printf(m, "\n");
--
2.16.2
next reply other threads:[~2018-03-21 14:53 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-03-21 14:53 Jiaxun Yang [this message]
2018-03-21 14:53 ` [PATCH 2/2] MIPS: Loongson64: Define has_cpu_mips64r2_user for Loongson-3 Jiaxun Yang
2018-03-22 13:40 ` James Hogan
2018-03-22 13:43 ` [PATCH 1/2] MIPS: Introduce has_cpu_mips*_user in cpu-features.h James Hogan
2018-03-22 14:22 ` [PATCH v2 " Jiaxun Yang
2018-03-22 14:22 ` [PATCH v2 2/2] MIPS: Loongson64: Define has_cpu_mips*r2_user for Loongson-3 Jiaxun Yang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180321145304.4639-1-jiaxun.yang@flygoat.com \
--to=jiaxun.yang@flygoat.com \
--cc=chenhc@lemote.com \
--cc=jhogan@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--subject='Re: [PATCH 1/2] MIPS: Introduce has_cpu_mips*_user in cpu-features.h' \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).