LKML Archive on lore.kernel.org
help / color / mirror / Atom feed
* 64 B burst transaction on PCIe core with CPU
@ 2015-03-06 18:26 Kallol Biswas
0 siblings, 0 replies; only message in thread
From: Kallol Biswas @ 2015-03-06 18:26 UTC (permalink / raw)
I am trying to test a memory device that does not have DMA engine
The memory on the device can be accessed in multiples of 64 bytes.
The code below does 64 B burst write on PCIe bus.
dev->bar = ioremap_wc(pci_resource_start(pdev, 0), size);
*(unsigned int *)(dev->bar+i*4) = wcbytes[i];
Basically, I buildup writes and do a wmb(). It works.
How can I generate 64 B burst read on PCIe bus from CPU?
NucleoDyne Systems, Inc.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2015-03-06 18:26 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-03-06 18:26 64 B burst transaction on PCIe core with CPU Kallol Biswas
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).