LKML Archive on lore.kernel.org
help / color / mirror / Atom feed
* [PATCH] nvmem: Broaden the selection of NVMEM_SNVS_LPGPR
@ 2019-05-23  0:15 Fabio Estevam
  2019-05-23  8:52 ` Srinivas Kandagatla
  0 siblings, 1 reply; 2+ messages in thread
From: Fabio Estevam @ 2019-05-23  0:15 UTC (permalink / raw)
  To: srinivas.kandagatla
  Cc: linux-kernel, shawnguo, linux-imx, kernel, Fabio Estevam

The SNVS LPGR IP block is also found on other i.MX SoCs that
are not covered by the current SOC_IMX6 || SOC_IMX7D logic.

One example is the i.MX7ULP.

To avoid keep expanding the SoC logic selection, make it broader
by using the more generic ARCH_MXC symbol instead.

Signed-off-by: Fabio Estevam <festevam@gmail.com>
---
 drivers/nvmem/Kconfig | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/nvmem/Kconfig b/drivers/nvmem/Kconfig
index afa4335e0a20..700c262a117c 100644
--- a/drivers/nvmem/Kconfig
+++ b/drivers/nvmem/Kconfig
@@ -188,7 +188,7 @@ config MESON_MX_EFUSE
 
 config NVMEM_SNVS_LPGPR
 	tristate "Support for Low Power General Purpose Register"
-	depends on SOC_IMX6 || SOC_IMX7D || COMPILE_TEST
+	depends on ARCH_MXC || COMPILE_TEST
 	help
 	  This is a driver for Low Power General Purpose Register (LPGPR) available on
 	  i.MX6 and i.MX7 SoCs in Secure Non-Volatile Storage (SNVS) of this chip.
-- 
2.17.1


^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2019-05-23  8:52 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-05-23  0:15 [PATCH] nvmem: Broaden the selection of NVMEM_SNVS_LPGPR Fabio Estevam
2019-05-23  8:52 ` Srinivas Kandagatla

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).