LKML Archive on lore.kernel.org
help / color / mirror / Atom feed
From: Vineet Gupta <vgupta@kernel.org>
To: Mike Rapoport <rppt@kernel.org>, Vineet Gupta <vgupta@kernel.org>
Cc: linux-snps-arc@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-mm@kvack.org, Anshuman Khandual <anshuman.khandual@arm.com>
Subject: Re: [PATCH v2 00/19] ARC mm updates: support 3/4 levels and asm-generic/pgalloc
Date: Mon, 16 Aug 2021 12:58:18 -0700 [thread overview]
Message-ID: <e5b331ac-af88-b5b6-37d8-337ab8d75a8e@kernel.org> (raw)
In-Reply-To: <YRjd01Tr3IuEE7wj@kernel.org>
On 8/15/21 2:26 AM, Mike Rapoport wrote:
> On Thu, Aug 12, 2021 at 04:37:34PM -0700, Vineet Gupta wrote:
>> Hi,
>>
>> Big pile of ARC mm changes to prepare for 3 or 4 levels of paging (from
>> current 2) needed for new hardware page walked MMUv6 (in aRCv3 ISA based
>> cores).
>>
>> Most of these changes are incremental cleanups to make way for 14/18 and
>> 15/18 which actually imeplement the new levels (in existing ARCv2 port)
>> and worth a critical eye.
>>
>> CC'ing some of you guys dealing with page tables for a while :-)
>> to spot any obvious gotchas.
> There are a couple of small nits here and there, but overall
I've fixed the last remaining things locally and won't repost, unless
you want me to.
>
> Acked-by: Mike Rapoport <rppt@linux.ibm.com>
Thx for spending time to review this Mike. Much appreciated.
-Vineet
>
>> Thx,
>> -Vineet
>>
>> Changes since v1 [1]
>> - Switched ARC to asm-generic/pgalloc.h (so struct page based pgtable_t) [Mike Rapoport]
>> - Dropped {pud,pmd}_alloc_one/{pud,pmd}_free provided by asm-generic/pgalloc.h [Mike Rapoport]
>> - Negative diffstat now due to above
>> - Added BUILD_BUG_ON() to arch/arc/mm/init.c for sanity of table sizes
>> - Consolidated 2 patches related to ARC_USE_SCRATCH_REG [Mike Rapoport]
>> - Reworked how mmu is re-enabled in entry code [Jose Abreu]
>>
>> [1] http://lists.infradead.org/pipermail/linux-snps-arc/2021-August/005326.html
>>
>> Vineet Gupta (19):
>> ARC: mm: use SCRATCH_DATA0 register for caching pgdir in ARCv2 only
>> ARC: mm: remove tlb paranoid code
>> ARC: mm: move mmu/cache externs out to setup.h
>> ARC: mm: Fixes to allow STRICT_MM_TYPECHECKS
>> ARC: mm: Enable STRICT_MM_TYPECHECKS
>> ARC: ioremap: use more commonly used PAGE_KERNEL based uncached flag
>> ARC: mm: pmd_populate* to use the canonical set_pmd (and drop pmd_set)
>> ARC: mm: switch pgtable_t back to struct page *
>> ARC: mm: switch to asm-generic/pgalloc.h
>> ARC: mm: non-functional code cleanup ahead of 3 levels
>> ARC: mm: move MMU specific bits out of ASID allocator
>> ARC: mm: move MMU specific bits out of entry code ...
>> ARC: mm: disintegrate mmu.h (arcv2 bits out)
>> ARC: mm: disintegrate pgtable.h into levels and flags
>> ARC: mm: hack to allow 2 level build with 4 level code
>> ARC: mm: support 3 levels of page tables
>> ARC: mm: support 4 levels of page tables
>> ARC: mm: vmalloc sync from kernel to user table to update PMD ...
>> ARC: mm: introduce _PAGE_TABLE to explicitly link pgd,pud,pmd entries
>>
>> arch/arc/Kconfig | 7 +-
>> arch/arc/include/asm/cache.h | 4 -
>> arch/arc/include/asm/entry-compact.h | 8 -
>> arch/arc/include/asm/mmu-arcv2.h | 103 +++++++
>> arch/arc/include/asm/mmu.h | 73 +----
>> arch/arc/include/asm/mmu_context.h | 28 +-
>> arch/arc/include/asm/page.h | 74 +++--
>> arch/arc/include/asm/pgalloc.h | 81 ++----
>> arch/arc/include/asm/pgtable-bits-arcv2.h | 151 +++++++++++
>> arch/arc/include/asm/pgtable-levels.h | 179 ++++++++++++
>> arch/arc/include/asm/pgtable.h | 315 +---------------------
>> arch/arc/include/asm/processor.h | 2 +-
>> arch/arc/include/asm/setup.h | 12 +-
>> arch/arc/kernel/entry-arcv2.S | 1 +
>> arch/arc/kernel/entry.S | 7 +-
>> arch/arc/mm/fault.c | 20 +-
>> arch/arc/mm/init.c | 5 +
>> arch/arc/mm/ioremap.c | 3 +-
>> arch/arc/mm/tlb.c | 68 +----
>> arch/arc/mm/tlbex.S | 78 ++----
>> 20 files changed, 591 insertions(+), 628 deletions(-)
>> create mode 100644 arch/arc/include/asm/mmu-arcv2.h
>> create mode 100644 arch/arc/include/asm/pgtable-bits-arcv2.h
>> create mode 100644 arch/arc/include/asm/pgtable-levels.h
>>
>> --
>> 2.25.1
>>
next prev parent reply other threads:[~2021-08-16 19:58 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-12 23:37 Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 01/19] ARC: mm: use SCRATCH_DATA0 register for caching pgdir in ARCv2 only Vineet Gupta
2021-08-15 9:27 ` Mike Rapoport
2021-08-16 19:45 ` Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 02/19] ARC: mm: remove tlb paranoid code Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 03/19] ARC: mm: move mmu/cache externs out to setup.h Vineet Gupta
2021-08-15 9:27 ` Mike Rapoport
2021-08-16 19:47 ` Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 04/19] ARC: mm: Fixes to allow STRICT_MM_TYPECHECKS Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 05/19] ARC: mm: Enable STRICT_MM_TYPECHECKS Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 06/19] ARC: ioremap: use more commonly used PAGE_KERNEL based uncached flag Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 07/19] ARC: mm: pmd_populate* to use the canonical set_pmd (and drop pmd_set) Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 08/19] ARC: mm: switch pgtable_t back to struct page * Vineet Gupta
2021-08-13 10:45 ` kernel test robot
2021-08-13 14:25 ` Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 09/19] ARC: mm: switch to asm-generic/pgalloc.h Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 10/19] ARC: mm: non-functional code cleanup ahead of 3 levels Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 11/19] ARC: mm: move MMU specific bits out of ASID allocator Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 12/19] ARC: mm: move MMU specific bits out of entry code Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 13/19] ARC: mm: disintegrate mmu.h (arcv2 bits out) Vineet Gupta
2021-08-13 4:01 ` kernel test robot
2021-08-13 14:48 ` Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 14/19] ARC: mm: disintegrate pgtable.h into levels and flags Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 15/19] ARC: mm: hack to allow 2 level build with 4 level code Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 16/19] ARC: mm: support 3 levels of page tables Vineet Gupta
2021-08-15 9:27 ` Mike Rapoport
2021-08-16 19:53 ` Vineet Gupta
2021-08-17 5:03 ` Mike Rapoport
2021-08-12 23:37 ` [PATCH v2 17/19] ARC: mm: support 4 " Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 18/19] ARC: mm: vmalloc sync from kernel to user table to update PMD Vineet Gupta
2021-08-12 23:37 ` [PATCH v2 19/19] ARC: mm: introduce _PAGE_TABLE to explicitly link pgd,pud,pmd entries Vineet Gupta
2021-08-15 9:26 ` [PATCH v2 00/19] ARC mm updates: support 3/4 levels and asm-generic/pgalloc Mike Rapoport
2021-08-16 19:58 ` Vineet Gupta [this message]
2021-08-17 5:04 ` Mike Rapoport
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e5b331ac-af88-b5b6-37d8-337ab8d75a8e@kernel.org \
--to=vgupta@kernel.org \
--cc=anshuman.khandual@arm.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mm@kvack.org \
--cc=linux-snps-arc@lists.infradead.org \
--cc=rppt@kernel.org \
--subject='Re: [PATCH v2 00/19] ARC mm updates: support 3/4 levels and asm-generic/pgalloc' \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).