LKML Archive on lore.kernel.org help / color / mirror / Atom feed
From: Anshuman Khandual <anshuman.khandual@arm.com> To: Ard Biesheuvel <ard.biesheuvel@arm.com>, linux-arm-kernel@lists.infradead.org Cc: mark.rutland@arm.com, marc.zyngier@arm.com, Will Deacon <will.deacon@arm.com>, linux-kernel@vger.kernel.org, Peter Zijlstra <peterz@infradead.org>, Nadav Amit <namit@vmware.com>, Masami Hiramatsu <mhiramat@kernel.org>, James Morse <james.morse@arm.com>, Andrew Morton <akpm@linux-foundation.org>, Rick Edgecombe <rick.p.edgecombe@intel.com> Subject: Re: [PATCH 2/4] arm64/mm: wire up CONFIG_ARCH_HAS_SET_DIRECT_MAP Date: Tue, 28 May 2019 13:40:16 +0530 [thread overview] Message-ID: <e63e7367-3a37-9ebc-d17c-e1cef2948c6e@arm.com> (raw) In-Reply-To: <20190523102256.29168-3-ard.biesheuvel@arm.com> On 05/23/2019 03:52 PM, Ard Biesheuvel wrote: > Wire up the special helper functions to manipulate aliases of vmalloc > regions in the linear map. IMHO the commit message here could be bit more descriptive because of the amount of changes this patch brings in. > > Signed-off-by: Ard Biesheuvel <ard.biesheuvel@arm.com> > --- > arch/arm64/Kconfig | 1 + > arch/arm64/include/asm/cacheflush.h | 3 ++ > arch/arm64/mm/pageattr.c | 48 ++++++++++++++++---- > mm/vmalloc.c | 11 ----- > 4 files changed, 44 insertions(+), 19 deletions(-) > > diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig > index ca9c175fb949..4ab32180eabd 100644 > --- a/arch/arm64/Kconfig > +++ b/arch/arm64/Kconfig > @@ -26,6 +26,7 @@ config ARM64 > select ARCH_HAS_MEMBARRIER_SYNC_CORE > select ARCH_HAS_PTE_SPECIAL > select ARCH_HAS_SETUP_DMA_OPS > + select ARCH_HAS_SET_DIRECT_MAP > select ARCH_HAS_SET_MEMORY > select ARCH_HAS_STRICT_KERNEL_RWX > select ARCH_HAS_STRICT_MODULE_RWX > diff --git a/arch/arm64/include/asm/cacheflush.h b/arch/arm64/include/asm/cacheflush.h > index 19844211a4e6..b9ee5510067f 100644 > --- a/arch/arm64/include/asm/cacheflush.h > +++ b/arch/arm64/include/asm/cacheflush.h > @@ -187,4 +187,7 @@ static inline void flush_cache_vunmap(unsigned long start, unsigned long end) > > int set_memory_valid(unsigned long addr, int numpages, int enable); > > +int set_direct_map_invalid_noflush(struct page *page); > +int set_direct_map_default_noflush(struct page *page); > + > #endif > diff --git a/arch/arm64/mm/pageattr.c b/arch/arm64/mm/pageattr.c > index 6cd645edcf35..9c6b9039ec8f 100644 > --- a/arch/arm64/mm/pageattr.c > +++ b/arch/arm64/mm/pageattr.c > @@ -159,17 +159,48 @@ int set_memory_valid(unsigned long addr, int numpages, int enable) > __pgprot(PTE_VALID)); > } > > -#ifdef CONFIG_DEBUG_PAGEALLOC > +int set_direct_map_invalid_noflush(struct page *page) > +{ > + struct page_change_data data = { > + .set_mask = __pgprot(0), > + .clear_mask = __pgprot(PTE_VALID), > + }; > + > + if (!rodata_full) > + return 0; Why rodata_full needs to be probed here ? Should not we still require the following transition even if rodata_full is not enabled. Just wondering whether we can use VM_FLUSH_RESET_PERMS feature without these required transitions. /* * Set direct map to something invalid so that it won't be cached if * there are any accesses after the TLB flush, then flush the TLB and * reset the direct map permissions to the default. */ set_area_direct_map(area, set_direct_map_invalid_noflush); _vm_unmap_aliases(start, end, 1); set_area_direct_map(area, set_direct_map_default_noflush); > + > + return apply_to_page_range(&init_mm, > + (unsigned long)page_address(page), > + PAGE_SIZE, change_page_range, &data); > +} > + > +int set_direct_map_default_noflush(struct page *page) > +{ > + struct page_change_data data = { > + .set_mask = __pgprot(PTE_VALID | PTE_WRITE), > + .clear_mask = __pgprot(PTE_RDONLY), Replace __pgprot(PTE_VALID | PTE_WRITE) with PAGE_KERNEL instead ! > + }; > + > + if (!rodata_full) > + return 0; > + > + return apply_to_page_range(&init_mm, > + (unsigned long)page_address(page), > + PAGE_SIZE, change_page_range, &data); > +} > + IIUC set_direct_map_invalid_noflush() and set_direct_map_default_noflush() should set *appropriate* permissions as seen fit from platform perspective to implement this transition. In here set_direct_map_invalid_noflush() makes the entry invalid preventing further MMU walks (hence new TLB entries). set_direct_map_default_noflush() makes it a valid write entry. Though it looks similar to PAGE_KERNEL which is the default permission for linear mapping on arm64 via __map_memblock(). Should not PAGE_KERNEL be used explicitly as suggested above. > void __kernel_map_pages(struct page *page, int numpages, int enable) > { > + if (!debug_pagealloc_enabled() && !rodata_full) > + return; > + I guess this is not related to CONFIG_ARCH_HAS_SET_DIRECT_MAP here and should be a fix or an enhancement to CONFIG_DEBUG_PAGEALLOC implementation. Just curious, !rodata_full check here to ensure that linear mapping does not have block or contig mappings and should be backed by regular pages only ? > set_memory_valid((unsigned long)page_address(page), numpages, enable); > } > -#ifdef CONFIG_HIBERNATION > + > /* > - * When built with CONFIG_DEBUG_PAGEALLOC and CONFIG_HIBERNATION, this function > - * is used to determine if a linear map page has been marked as not-valid by > - * CONFIG_DEBUG_PAGEALLOC. Walk the page table and check the PTE_VALID bit. > - * This is based on kern_addr_valid(), which almost does what we need. > + * This function is used to determine if a linear map page has been marked as > + * not-valid. Walk the page table and check the PTE_VALID bit. This is based > + * on kern_addr_valid(), which almost does what we need. > * > * Because this is only called on the kernel linear map, p?d_sect() implies > * p?d_present(). When debug_pagealloc is enabled, sections mappings are > @@ -183,6 +214,9 @@ bool kernel_page_present(struct page *page) > pte_t *ptep; > unsigned long addr = (unsigned long)page_address(page); > > + if (!debug_pagealloc_enabled() && !rodata_full) > + return true; > + Ditto, not related to CONFIG_ARCH_HAS_SET_DIRECT_MAP.
next prev parent reply other threads:[~2019-05-28 8:10 UTC|newest] Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-05-23 10:22 [PATCH 0/4] arm64: wire up VM_FLUSH_RESET_PERMS Ard Biesheuvel 2019-05-23 10:22 ` [PATCH 1/4] arm64: module: create module allocations without exec permissions Ard Biesheuvel 2019-05-28 5:35 ` Anshuman Khandual 2019-05-28 6:24 ` Ard Biesheuvel 2019-05-23 10:22 ` [PATCH 2/4] arm64/mm: wire up CONFIG_ARCH_HAS_SET_DIRECT_MAP Ard Biesheuvel 2019-05-28 8:10 ` Anshuman Khandual [this message] 2019-05-28 8:20 ` Ard Biesheuvel 2019-05-28 8:41 ` Anshuman Khandual 2019-05-28 8:58 ` Ard Biesheuvel 2019-05-23 10:22 ` [PATCH 3/4] arm64/kprobes: set VM_FLUSH_RESET_PERMS on kprobe instruction pages Ard Biesheuvel 2019-05-28 8:20 ` Anshuman Khandual 2019-05-28 8:23 ` Ard Biesheuvel 2019-05-23 10:22 ` [PATCH 4/4] arm64: bpf: do not allocate executable memory Ard Biesheuvel 2019-05-28 10:04 ` [PATCH 0/4] arm64: wire up VM_FLUSH_RESET_PERMS Will Deacon 2019-05-28 10:29 ` Ard Biesheuvel 2019-06-24 11:16 ` Will Deacon 2019-06-24 11:22 ` Ard Biesheuvel 2019-06-24 14:29 ` Ard Biesheuvel 2019-06-24 17:14 ` Catalin Marinas 2019-06-24 17:15 ` Ard Biesheuvel
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=e63e7367-3a37-9ebc-d17c-e1cef2948c6e@arm.com \ --to=anshuman.khandual@arm.com \ --cc=akpm@linux-foundation.org \ --cc=ard.biesheuvel@arm.com \ --cc=james.morse@arm.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=marc.zyngier@arm.com \ --cc=mark.rutland@arm.com \ --cc=mhiramat@kernel.org \ --cc=namit@vmware.com \ --cc=peterz@infradead.org \ --cc=rick.p.edgecombe@intel.com \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).